Chap 7: Memory Hierarchies

10/13/98


Click here to start


Table of Contents

Chap 7: Memory Hierarchies

PPT Slide

Why memory hierarchies?

Impact on Performance

Memories: Review

Classical DRAM Organization (square)

Improvements to DRAM access time

Exploiting Memory Hierarchy

Locality: enables hierarchies ...

Modern memory hierarchy

Memory Hierarchy: Terminology

Cache

Direct Mapped Cache

Direct Mapped Cache

Direct Mapped Cache: larger blocks

Hits vs. Misses

Reducing the miss penalty: hardware

Performance

Performance

Decreasing miss ratio with associativity

Implementation: 4-way set associative cache

Performance

Decreasing miss penalty with multilevel caches

Virtual Memory

Virtual memory terminology

Virtual memory design issues

Page Tables: implements fully-associative

Using page tables to access a word

Making Address Translation Fast

TLBs and caches: hierarchy in action

A common framework for virtual memory and caches

Common Framework (contd)

Common framework (contd)

Modern Systems

Current issues in memory hierarchies

Summary

Extras: More VM issues

VM issues (contd)

Author: Shivkumar Kalyanaraman

Email: shivkuma@ecse.rpi.edu

Home Page: http://www.ecse.rpi.edu/Homepages/shivkuma