

Chapter 16-3. MOS C-V characteristics


The measured MOS capacitance (called gate capacitance) varies with the applied gate voltage

- A very powerful diagnostic tool for identifying any deviations from the ideal in both oxide and semiconductor
- Routinely monitored during MMOS device fabrication

Measurement of C-V characteristics


- Apply any dc bias, and superimpose a small (15 mV) ac signal
- Generally measured at 1 MHz (high frequency) or at variable frequencies between 1KHz to 1 MHz
- The dc bias V_G is slowly varied to get **quasi-continuous C-V characteristics**

C-V characteristics of MOS-capacitor on p- and n-type Si



The C-V data depends on the measurement frequency as well.
The dotted line represents the low-frequency C-V data.

Measured C-V characteristics on an n-type Si



(b)

Figure 16.11

$$N_D = 9.0 \times 10^{14} \text{ cm}^{-3}$$
$$x_{\text{ox}} = 0.119 \text{ } \mu\text{m}$$


MOS-capacitor under accumulation

Consider p-type Si
under accumulation.

$V_G < 0$.
Looks similar to parallel
plate capacitor.

$$C_G = C_{ox}$$

where $C_{ox} = (\epsilon_{ox} A) / x_{ox}$




Thus, for all accumulation conditions, the gate capacitance is equal
the oxide capacitance.

MOS-capacitor under depletion

Depletion condition:

$$V_G > 0$$

C_G is C_{ox} in series with C_s where C_s can be defined as “semiconductor capacitance”



$$C_{ox} = \epsilon_{ox} A / x_{ox}$$

$$C_s = \epsilon_{Si} A / W$$

$$C_G = C_{ox} C_s / (C_{ox} + C_s)$$

$$W = \sqrt{\frac{2\epsilon_{Si}}{qN_A} \phi_s}$$

where ϕ_s is surface potential

In this case, the gate capacitance decreases as the gate voltage is increased. Why?

MOS-capacitor under inversion

$$V_G = V_T \text{ and } V_G > V_T$$

$$\text{Inversion condition } \phi_s = 2 \phi_F$$

$$W = W_T = \left[\frac{2\epsilon_{Si}}{qN_A} 2\phi_F \right]^{1/2}$$



At high frequency, inversion electrons are not able to respond to ac voltage. So, to balance the charge on the metal, the depletion layer width will vary with the ac.

$$C_{ox} = \epsilon_{ox} A / x_{ox}$$

$$C_s = \epsilon_{Si} A / W_T$$

$$C_G (\omega \rightarrow \infty) = C_{ox} C_s / (C_{ox} + C_s)$$

So, C_G will be constant for $V_G \geq V_T$




MOS-capacitor under inversion

At low frequency, the inversion electrons will be able to respond to the ac voltage (Why?). So, the gate capacitance will be equal to the “oxide capacitance” (similar to a parallel plate capacitance).

$$\begin{aligned} C_G (\omega \rightarrow 0) &= C_{\text{ox}} \\ &= \epsilon_{\text{ox}} A / x_{\text{ox}} \end{aligned}$$

For $V_G > V_T$, the high frequency capacitance remains constant. Why?

Study exercise 16.4 in text



p-type Si

Example 1

Consider n-type silicon doped with $N_A=10^{16} \text{ cm}^{-3}$. The oxide thickness is 100 nm. Plot the C_G vs. V_G characteristics when V_G is varied **slowly** from -5 V to $+5 \text{ V}$. Assume MOS has area of 1 cm^2 .

$$\text{Find } C_{\text{ox}}. \quad C_{\text{ox}} = \frac{3.9 \times 8.9 \times 10^{-14} (\text{As/Vcm})}{1000 \times 10^{-8} \text{ cm}} \times 1 \text{ cm}^2 = 3.47 \times 10^{-8} \text{ F}$$

Find C_s (min) when $W = W_T$ (Note that C_s decreases as the depletion layer width increases. It is minimum when the depletion layer width is maximum, i.e. when $W = W_T$).

$$W_T = \left[\frac{2 \times 11.9 \times 8.85 \times 10^{-12} \text{ As/(Vm)}}{1.6 \times 10^{-19} \text{ C} \times 10^{16} \text{ cm}^{-3}} \times 2 \times 0.357 \text{ V} \right]^{1/2} = 0.298 \mu\text{m}$$

$$C_s(\text{min}) = \frac{10^{-12} \text{ As/(Vcm)}}{0.298 \times 10^{-4} \text{ cm}} \times 1 \text{ cm}^2 = 3.35 \times 10^{-8} \text{ F}$$

$$C_G(\text{min}) = (3.47 \times 10^{-8} \times 3.35) / (3.47 + 3.35) \text{ F} = 1.7 \times 10^{-8} \text{ F}$$

Example 1 (continued)

$$V_G = V_T = \phi_s + x_{\text{OX}} \frac{\epsilon_{\text{Si}}}{\epsilon_{\text{OX}}} \left(\frac{2qN_A}{\epsilon_{\text{Si}}} \phi_s \right)^{1/2} \quad \text{when} \quad \phi_s = 2\phi_F$$


$$= 2.15 \text{ V}$$

Plot the C-V characteristics

Explain why C_G does not vary for $V_G > V_T$

Question: How will you calculate C_G when $V_G = 1\text{V}$?

Answer: Calculate ϕ_s when $V_G = 1\text{V}$ using the eqn. above. From ϕ_s find W , then calculate C_s . Then, calculate $C_G = (C_{\text{OX}} C_s) / (C_{\text{OX}} + C_s)$



MOS-capacitor characteristics: Deep depletion

The previous discussions pertain to the condition when the gate voltage is ramped **slowly**, from accumulation condition to depletion and then to inversion condition. When the ramp rate is high, the inversion layer does not form and does not have time to equilibrate. This is called “**deep depletion**” condition. In this case, W will continue to increase beyond W_T and C_G will continue to decrease as shown when the dc bias is varied from accumulation bias to deep depletion bias.

To calculate W under deep depletion condition, invert the V_G versus ϕ_s relationship. Solve for $\phi_s^{1/2}$ and hence ϕ_s . Then, calculate W using W versus ϕ_s relationship.

Some observations

- V_T = gate voltage required for start of inversion
 = (+) for p-type Si
 = (-) for n-type Si

$$V_T = 2\phi_F + \left[\pm x_{OX} \frac{\epsilon_{Si}}{\epsilon_{OX}} \left(\frac{2qN_A}{\epsilon_{Si}} |2\phi_F| \right)^{1/2} \right]$$

(+)	(+)	-	for p-type Si
(-)	(-)	-	for n-type Si

- Higher the doping, higher the $|V_T|$ value
- $C_{max} = C_{OX}$ and $C_{min} = C_{OX} C_S / (C_{OX} + C_S)$
- Lower the doping, lower C_S and hence lower C_{min}

Doping dependence of MOS-capacitor high frequency C-V characteristics, with $x_{OX} = 0.1 \mu\text{m}$





Figure 16.14

MOS-capacitor under deep depletion


$$V_G = \phi_s + x_{OX} \frac{\epsilon_{Si}}{\epsilon_{OX}} \left(\frac{2qN_A}{\epsilon_{Si}} \phi_s \right)^{1/2}$$

$$W = \left[\frac{2\epsilon_{Si}}{qN_A} \phi_s \right]^{1/2}$$

$$C_s = \epsilon_{Si} A / W$$

$$C_{OX} = \epsilon_{OX} A / x_{OX}$$

$$C_G = C_{OX} C_s / (C_{OX} + C_s)$$



Example 2

Consider example 1. Plot C-V characteristics if V_G is varied from -5 V to $+5\text{ V}$ **rapidly**.

$$C_G(-5\text{ V}) = C_{\text{ox}} = 34.7\text{ nF, as before.}$$

$$C_G(V_G = V_T) = 17\text{ nF, as before.}$$

$C_G(V_G > V_T)$ will continue to reduce (unlike the quasi-steady state condition of example 1). When $V_G = 5\text{ V}$,

$$5 = \phi_s + 1000 \times 10^{-8} \times 3 \left(\frac{2 \times 1.6 \times 10^{-19} 10^{16}}{10^{-12}} \phi_s \right)^{1/2}$$

$$= y^2 + 1.69y \quad \text{where} \quad y^2 = \phi_s$$

Solving for ϕ_s , we get $\phi_s = 2.38\text{ V}$

$$W = 0.545\text{ }\mu\text{m}; C_s = 18.3\text{ nF}; C_G = 12\text{ nF}$$

