System Clock - Oscillator

The 8051 features an on-chip oscillator that is typically driven by a crystal connected to XTAL1 and XTAL2 with two external stabilizing capacitors as shown in Figure 1.3.

![Figure 1.3 Schematic of the Oscillator]

The on-chip oscillator needn't be driven by a crystal; a TTL clock source will suffice.

The nominal crystal frequency is 12 MHz for most ICs in the MCS-51™ family. The on-chip oscillator needn't be driven by a crystal; it can be replaced by a TTL clock source connected to XTAL1 instead.

1.2 On-Chip Memory Organization

The 8051 has a limited on-chip program (code) and data memory space. However it has the capability of expanding to a maximum of 64K external code memory and 64K external data memory when required.

Program Memory (i.e. code memory can either be the on-chip ROM or an external ROM as shown in Figure 1.4. When /EA (External Access) pin is tied to +5 volts, it allows the program to be fetched from the internal 4K (0000H-0FFFH) ROM. If /EA is connected to ground, then all program fetches are directed to external ROM. In addition /PSEN is used as the read strobe to external ROM, while it is not activated for the internal program fetches.
The Data Memory organization is shown in Figure 1.5. It depicts the internal and external Data Memory space available in 8051. Figures 1.6a and 1.6b show more details of the internal data memory (Read/Write memory or Random Access Memory).

The Internal Data Memory space, as shown in Figure 1.5, is divided into three sections. They are referred to as the Lower 128, the Upper 128, and the SFR. In fact there are 384 physical bytes of memory space, though the Upper 128 and SFRs share the same addresses from location 80H to FFH. Appropriate instructions, using direct or indirect addressing modes, will access each memory block accordingly.
As shown in Figure 1.6a and 1.6b, the internal data memory space is divided into register banks (00H-1FH), bit-addressable RAM (20H-2FH), general purpose RAM (30H-7FH), and special function registers (80H-FFH).

In the Lower 128 bytes of RAM, 4 banks of 8 registers each are available to the user. The 8 registers are named R0 through R7. By programming two bits in the Program Status Word (PSW), an appropriate register bank can be selected.

In the Special Function Register (SFR) block (Figure 1.6b) registers which have addresses ending with OH or 8H are byte-as well as bit-addressable. Some registers are not bit-addressable at all. For example, the Stack Pointer Register (SP) and Data Pointer Register (DPTR) are not bit-addressable.
<table>
<thead>
<tr>
<th>Byte Address</th>
<th>Bit Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>7F</td>
<td>General Purpose RAM</td>
</tr>
<tr>
<td>30</td>
<td></td>
</tr>
<tr>
<td>2F 7F 7E 7D 7C 7B 7A 79 78</td>
<td></td>
</tr>
<tr>
<td>2E 77 76 75 74 73 72 71 70</td>
<td></td>
</tr>
<tr>
<td>2D 6F 6E 6D 6C 6B 6A 69 68</td>
<td></td>
</tr>
<tr>
<td>2C 67 66 65 64 63 62 61 60</td>
<td></td>
</tr>
<tr>
<td>2B 5F 5E 5D 5C 5B 5A 59 58</td>
<td></td>
</tr>
<tr>
<td>2A 57 56 55 54 53 52 51 50</td>
<td></td>
</tr>
<tr>
<td>29 4F 4E 4D 4C 4B 4A 49 48</td>
<td></td>
</tr>
<tr>
<td>28 47 46 45 44 43 42 41 40</td>
<td></td>
</tr>
<tr>
<td>27 3F 3E 3D 3C 3B 3A 39 38</td>
<td></td>
</tr>
<tr>
<td>26 37 36 35 34 33 32 31 30</td>
<td></td>
</tr>
<tr>
<td>25 2F 2E 2D 2C 2B 2A 29 28</td>
<td></td>
</tr>
<tr>
<td>24 27 26 25 24 23 22 21 20</td>
<td></td>
</tr>
<tr>
<td>23 1F 1E 1D 1C 1B 1A 19 18</td>
<td></td>
</tr>
<tr>
<td>22 17 16 15 14 13 12 11 10</td>
<td></td>
</tr>
<tr>
<td>21 0F 0E 0D 0C 0B 0A 09 08</td>
<td></td>
</tr>
<tr>
<td>20 07 06 05 04 03 02 01 00</td>
<td></td>
</tr>
<tr>
<td>1F</td>
<td>Bank 3</td>
</tr>
<tr>
<td>18</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>Bank 2</td>
</tr>
<tr>
<td>10</td>
<td></td>
</tr>
<tr>
<td>0F</td>
<td>Bank 1</td>
</tr>
<tr>
<td>08</td>
<td></td>
</tr>
<tr>
<td>07 00</td>
<td>Default Register Bank for R0 – R7</td>
</tr>
</tbody>
</table>

Figure 1.6a  Summary of 8051 on-chip Data Memory
(Register Banks and RAM)
<table>
<thead>
<tr>
<th>Byte Address</th>
<th>Bit Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>FF</td>
<td>F7 F6 F5 F4 F3 F2 F1 F0</td>
</tr>
<tr>
<td>F0</td>
<td>E7 E6 E5 E4 E3 E2 E1 E0</td>
</tr>
<tr>
<td>E0</td>
<td>D7 D6 D5 D4 D3 D2 - D0</td>
</tr>
<tr>
<td>D0</td>
<td>BC BB BA B9 B8</td>
</tr>
<tr>
<td>B8</td>
<td>B7 B6 B5 B4 B3 B2 B1 B0</td>
</tr>
<tr>
<td>B0</td>
<td>A7 A6 A5 A4 A3 A2 A1 A0</td>
</tr>
<tr>
<td>A8</td>
<td>AF - - AC AB AA A9 A8</td>
</tr>
<tr>
<td>A0</td>
<td>9F 96 95 94 93 92 91 90</td>
</tr>
<tr>
<td>99</td>
<td>Not bit-addressable</td>
</tr>
<tr>
<td>98</td>
<td>97 96 95 94 93 92 91 90</td>
</tr>
<tr>
<td>90</td>
<td>8F 8E 8D 8C 8B 8A 89 88</td>
</tr>
<tr>
<td>8D</td>
<td>Not bit-addressable</td>
</tr>
<tr>
<td>8C</td>
<td>Not bit-addressable</td>
</tr>
<tr>
<td>8B</td>
<td>Not bit-addressable</td>
</tr>
<tr>
<td>8A</td>
<td>Not bit-addressable</td>
</tr>
<tr>
<td>89</td>
<td>Not bit-addressable</td>
</tr>
<tr>
<td>88</td>
<td>Not bit-addressable</td>
</tr>
<tr>
<td>87</td>
<td>87 86 85 84 83 82 81 80</td>
</tr>
<tr>
<td>83</td>
<td>Not bit-addressable</td>
</tr>
<tr>
<td>82</td>
<td>Not bit-addressable</td>
</tr>
<tr>
<td>81</td>
<td>Not bit-addressable</td>
</tr>
<tr>
<td>80</td>
<td>87 86 85 84 83 82 81 80</td>
</tr>
</tbody>
</table>

Figure 1.6b  Summary of 8051 on-chip data Memory (Special Function Registers)
**General Purpose RAM**

There are 80 bytes of general purpose RAM from address 30H to 7FH. The bottom 32 bytes from 00H to 2FH can be used as general purpose RAM too, although these locations have other specific use also.

Any location in the general purpose RAM can be accessed freely using the direct or indirect addressing modes. For example, to read the contents of internal RAM address 62H into the accumulator A, the following instruction could be used:

```
MOV A, 62H
```

The above instruction uses *direct addressing* and transfers a byte of data from location 62H (source) to the accumulator (destination). The destination for the data is implicitly specified in the instruction op-code as the accumulator (A). Addressing modes are discussed in details in Chapter 3 (Instruction Set).

Internal RAM can also be accessed using *indirect addressing* through R0 or R1. The following two instructions perform the same operation as the single instruction above:

```
MOV R1, #62H
MOV A, @R1
```

The first instruction uses *immediate addressing* to transfer the value 62H into register R1. The second instruction uses *indirect addressing* to transfer the data “pointed to by R1” into the accumulator.

**Bit-addressable RAM**

There are 128 general purpose bit-addressable locations at byte addresses 20H through 2FH. For example, to clear bit 78H, the following instructions could be used:

```
CLR 78H
```

Referring to Figure 1.6a, note that “bit address 78H” is the least significant bit (bit 0) at “byte address 2FH”. The instruction has no effect on the other bits at this address. The same operation can also be performed as follows:
MOV A, 2FH
ANL A, #11111110B
MOV 2FH, A

Another alternative is to use the following instruction:
CLR 2F.0H

Register Banks

The bottom 32 locations of the internal memory, from location 00H to 1FH, contain the register banks. The 8051 instruction set supports 8 registers, R0 through R7. After a system reset these registers are at addresses 00H to 07H. The following instruction reads the contents of address 04H into the accumulator A:

MOV A, R4 ;this is a 1 byte instruction using ;register addressing mode

The same operation can be performed using the following instruction:

MOV A, 04H ;this is a 2-byte instruction using ;direct addressing mode

Instructions using registers R0 to R7 are shorter than the equivalent instructions using direct addressing. Thus the data items used frequently in a program should use one of these registers to speed up the program execution.

1.3 Special Function Registers

The 8051 internal registers are configured as part of the on-chip RAM. Hence each of these registers also has a memory address. There are 21 special function registers (SFRs) at the top of the internal RAM, from addresses 80H to FFH (see Figure 1.6b).

Most SFRs are accessed using direct addressing. Some SFRs are both bit-addressable and byte-addressable. For example, the instructions

SETB 0D3H
SETB 0D4H
set bit 3 and 4 in the Program Status Word (PSW.3 and PSW.4), leaving the other bits unchanged. This will select Bank 3 for registers R0 to R7 at address locations 18H to 1FH. Since the SETB instruction operates on bits (not bytes), only the addressed bit is affected.

**Program Status Word**

The program status word (PSW) at address D0H and contains the status bits as shown in Table 1.1.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Bit Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSW.7</td>
<td>CY</td>
<td>D7H</td>
<td>Carry flag</td>
</tr>
<tr>
<td>PSW.6</td>
<td>AC</td>
<td>D6H</td>
<td>Auxiliary carry flag</td>
</tr>
<tr>
<td>PSW.5</td>
<td>F0</td>
<td>D5H</td>
<td>User Flag 0</td>
</tr>
<tr>
<td>PSW.4</td>
<td>RS1</td>
<td>D4H</td>
<td>Register bank select 1</td>
</tr>
<tr>
<td>PSW.3</td>
<td>RS0</td>
<td>D3H</td>
<td>Register bank select 0</td>
</tr>
<tr>
<td>PSW.2</td>
<td>OV</td>
<td>D2H</td>
<td>Overflow flag</td>
</tr>
<tr>
<td>PSW.1</td>
<td>-</td>
<td>D1H</td>
<td>Reserved</td>
</tr>
<tr>
<td>PSW.0</td>
<td>P</td>
<td>D0H</td>
<td>Even parity flag</td>
</tr>
</tbody>
</table>

Table 1.1 Summary of PSW Register bits

**Carry Flag (CY)**

The carry flag (CY) has a dual purpose. It is used in the traditional way for arithmetic operations – it is set if there is a carry out of bit 7 during an addition operation or set if there is a borrow into bit 7 during a subtraction operation. For example, if accumulator A=F1H, then the instruction

```
ADD    A, #15
```

leaves a value of 00H in the accumulator and sets the carry flag in PSW (PSW.7).

The carry flag is extensively used as a 1-bit register in Boolean operations on bit-valued data. For example, the following instruction
ANDs bit 38H with the carry flag and places the result back in the carry flag:

\[
\text{ANL C, 038H}
\]

**Auxiliary Carry Flag (AC)**

When adding binary coded decimal (BCD) values, the auxiliary carry flag (AC) is set if a carry was generated out of bit 3 into bit 4 or if the result in the lower nibble is in the range 0AH to 0FH. For example, the following instruction sequence will result in the auxiliary carry flag being set.

\[
\begin{align*}
\text{MOV} & \quad \text{R0, #2} \\
\text{MOV} & \quad \text{A, #8} \\
\text{ADD} & \quad \text{A, R0}
\end{align*}
\]

**User Flag 0 (F0)**

This is a general purpose flag bit available for user applications.

**Register Bank Select Bits (RS1 and RS0)**

The register bank select bits, RS0 and RS1, determine the active register bank. They are cleared after reset (so Bank 0 is selected by default) and are changed by the application program as required.

For example, the following instruction sequence enables register Bank 3 then moves the contents of register R0 (byte address 18H, see Figure 1.6a) to the accumulator:

\[
\begin{align*}
\text{SETB} & \quad \text{RS1} \quad ;\text{alternatively use instruction} \\
& \quad \text{SETB 0D4H} \\
\text{SETB} & \quad \text{RS0} \quad ;\text{alternatively use instruction} \\
& \quad \text{SETB 0D3H} \\
\text{MOV} & \quad \text{A, R0}
\end{align*}
\]

**Overflow Flag (OV)**

The overflow flag (OV) is set after an addition or subtraction operation if there is an arithmetic overflow (the result is out of range for the data size). When signed numbers are added or subtracted, a program can
test this bit to determine if the result is in the proper range. For 8-bit signed numbers, the result should be in the range of +127 to –128).

**Even Parity Flag (P)**

The number of ‘1’ bits in the accumulator plus the parity bit (P) is always even. The parity bit is automatically set or cleared to establish even parity with the accumulator. For example, if the accumulator contains 00101100B then P is set to 1. P is reset to 0 if the accumulator contains even number of 1s.

**The B Register**

The B register, or accumulator B, is at address F0H and is used along with the accumulator for multiplication and division operations. For example:

```assembly
MOV A,#9
MOV B,#5
MUL AB ; 9 x 5 = 45 or 2DH, B=0, A=2DH

MOV A,#99
MOV B,#5
MUL AB ; 99 x 5 = 495 or 1EFH, B=1, A=EFH

MOV A,#10
MOV B,#5
DIV AB ; 10/5 = 2, Remainder=0, B=0, A=2

MOV A,#99
MOV B,#5
DIV AB ; 99/5=19(13H), Remainder=4, B=4, A=13H
```

The B register can also be used as a general purpose register. It is bit-addressable through bit address F0H to F7H.

**Stack Pointer**

The stack pointer (SP) is an 8-bit register and is located at address 81H. Stack operations include “pushing” data on the stack and “popping” data off the stack. Each time data is pushed on to the stack, SP is
incremented. Popping from the stack reads data out and SP is decremented. For example if SP=6FH and ACC=20H, after pushing the accumulator content onto the stack, SP becomes 70H as shown in Figure 1.7.

```
MOV A,#20H
MOV SP,#6FH
PUSH ACC
```

<table>
<thead>
<tr>
<th>SP=6FH before PUSH</th>
<th>After PUSH ACC, SP=70H</th>
</tr>
</thead>
<tbody>
<tr>
<td>6FH</td>
<td>70H</td>
</tr>
<tr>
<td>XX</td>
<td>20H</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 1.7 Memory snap-shot of the Stack

**Data Pointer**

The data pointer register (DPTR) is used to access external code or data memory. It is a 16-bit register located at addresses 82H (DPL, low byte) and 83H (DPH, high byte). The following instructions load 5AH into the external RAM location 1040H.

```
MOV A,#5AH
MOV DPTR,#1040H
MOVX @DPTR,A
```

The first instruction uses *immediate addressing* to load the data constant 5AH into the accumulator. The second instruction also uses *immediate addressing* to load the 16-bit address constant 1040H into the data pointer. The third instruction uses *indirect addressing* to move the value in A (i.e. 5AH) to the external RAM location whose address is in the DPTR register (i.e. 1040H). The “X” in the mnemonic “MOVX” indicates that the move instruction accesses external data memory.
Parallel Input/Output Port Registers

The 8051 I/O ports consist of Port 0 located at address 80H, Port 1 at address 90H, Port 2 at address A0H and Port 3 is located at address B0H. All the ports are bi-directional. Besides being used as general input/output lines, Port 0 and 2 can be used to form the 16-bit address in order to interface with the external memory, with Port 0 being the low byte of the address and the Port 2 outputting the high byte of the address. Similarly port 3 pins have alternate functions of serving as interrupt and timer inputs, serial port inputs and outputs, as well as RD and WR lines for external Data Memory.

All the ports are bit-addressable and thus provide powerful interfacing possibilities. For example, if a Light Emitting Diode (LED) is connected through an appropriate driver to Port 1 bit 5, it could be turned on and off using the following instructions-

```
SETB P1.5
```

will turn the LED on, and

```
CLR P1.5
```

will turn it off.

These instructions use the dot operator to address a bit of Port 1. However, the following instruction can also be used:

```
CLR 95H ; same as CLR P1.5
```

Timer Registers

The basic 8051 contains two 16-bit timer/counters for timing intervals or counting events. Timer 0 is located at addresses 8AH (TL0, low byte) and 8CH (TH0, high byte) and Timer 1 is located at addresses 8BH (TL1, low byte) and 8DH (TH1, high byte). The Timer Mode register (TMOD), which is located at address 89H, and the Timer Control register (TCON), which is located at address 88H, are used to program the timer operations. Only TCON is bit-addressable. Timer operations and programming details of C8051F020 are discussed in Chapter 8.
Serial Communication Registers

The 8051 contains an on-chip serial port for communication with serial devices such as modems or for interfacing with other peripheral devices with a serial interface (A/D converters, RF/IR transmitters, etc). The Serial Data Buffer register (SBUF) located at address 99H holds both the transmit data and the receive data. Writing to SBUF loads data for transmission while reading SBUF returns the received data. Various modes of operation are programmable through the bit-addressable Serial port Control register (SCON), which is located at address 98H. Serial communication issues for C8051F020 are discussed in detail in Chapter 10.

Interrupt Management Registers

The 8051 has 5 interrupt sources which include 2 external interrupts, 2 timer interrupts and a serial port interrupt. Each interrupt can be individually enabled or disabled by writing a ‘1’ or a ‘0’ respectively into the Interrupt Enable register (IE). The bit 7 of the register is a global enable bit, which if cleared, will disable all interrupts. In addition, each interrupt source can be set to either one of the two priority levels i.e. High or Low. This is done through the Interrupt Priority register (IP), which is located at address B8H. Interrupts for C8051F020 are discussed in detail in Chapter 11.

1.4 Multiplexing Address and Data Bus

In order to save pins and accommodate other functions, the 8051 was designed with multiplexed address and data buses in mind. It reduces the separate 16 address and 8 data lines to a combined 16 lines of address and data.

The multiplexed mode operates by latching the low byte of the address using the ALE signal during the first half of each memory cycle. A 74HC373 (or equivalent) latch holds the low byte of the address stable for the duration of the memory cycle. During the second half of the memory cycle, data is read from or written to the data bus.
Figure 1.8a shows the normal write cycle in the execution of a 8051 instruction. Figure 1.8b shows the hardware connection to de-multiplex the address and data lines to allow for external memory access.
2

Intro to Silicon Labs® C8051F020

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.0 Introduction</td>
<td>22</td>
</tr>
<tr>
<td>2.1 CIP-51</td>
<td>22</td>
</tr>
<tr>
<td>2.2 C8051F020 System Overview</td>
<td>24</td>
</tr>
<tr>
<td>2.3 Memory Organization</td>
<td>26</td>
</tr>
<tr>
<td>Program Memory, Data Memory, Stack, Special Function Registers</td>
<td></td>
</tr>
<tr>
<td>2.4 I/O Ports and Crossbar</td>
<td>29</td>
</tr>
<tr>
<td>2.5 12-Bit Analog to Digital Converter</td>
<td>31</td>
</tr>
<tr>
<td>2.6 8-Bit Analog to Digital Converter</td>
<td>32</td>
</tr>
<tr>
<td>2.7 Digital to Analog Converters and Comparators</td>
<td>32</td>
</tr>
<tr>
<td>2.8 Voltage Reference</td>
<td>33</td>
</tr>
<tr>
<td>2.9 Tutorial Questions</td>
<td>38</td>
</tr>
</tbody>
</table>
2.0 Introduction

This chapter gives an overview of the Silicon Labs C8051F020 microcontroller. On-chip peripherals like ADC and DAC, and other features like the cross-bar and the voltage reference generator are briefly introduced. While programming using a high level language, such as C, makes it less important to know the intricacies of the hardware architecture of the microcontroller, it is still beneficial to have some knowledge of the memory organization and special function registers. Thus, these are also covered in this chapter.

2.1 CIP-51

Silicon Labs’ mixed-signal system chips utilize the CIP-51 microcontroller core. The CIP-51 implements the standard 8051 organization, as well as additional custom peripherals. The block diagram of the CIP-51 is shown in Figure 2.1.

The CIP-51 employs a pipelined architecture and is fully compatible with the MCS-51™ instruction set. The pipelined architecture greatly increases the instruction throughput over the 8051 architecture.

With the 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and is usually limited to a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles. With the CIP-51’s maximum system clock at 25 MHz, it has a peak throughput of 25 millions of instructions per second (MIPS). The CIP-51 has a total of 109 instructions. Table 2.1 summarizes the number of instructions that require 1 to 8 clock cycles to execute.
Figure 2.1 Block Diagram of CIP-51

<table>
<thead>
<tr>
<th>Clock Cycles to execute</th>
<th>1</th>
<th>2</th>
<th>2/3</th>
<th>3</th>
<th>3/4</th>
<th>4</th>
<th>4/5</th>
<th>5</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Instructions</td>
<td>26</td>
<td>50</td>
<td>5</td>
<td>14</td>
<td>7</td>
<td>3</td>
<td>1</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 2.1 Execution Time of CIP-51 instructions
2.2 C8051F020 System Overview

The Silicon Labs C8051F020 is a fully integrated mixed-signal System-on-a-Chip microcontroller available in a 100 pin TQFP package. Its main features are shown in Figure 2.2 and summarized in Table 2.2. The block diagram is shown in Figure 2.3.

---

Figure 2.2 System Overview of the C8051F02x Family
<table>
<thead>
<tr>
<th>Feature</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak Throughput</td>
<td>25 MIPS</td>
</tr>
<tr>
<td>FLASH Program Memory</td>
<td>64K</td>
</tr>
<tr>
<td>On-chip Data RAM</td>
<td>4352 bytes</td>
</tr>
<tr>
<td>Full-duplex UARTS</td>
<td>x 2</td>
</tr>
<tr>
<td>16-bit Timers</td>
<td>x 5</td>
</tr>
<tr>
<td>Digital I/O Ports</td>
<td>64 pins</td>
</tr>
<tr>
<td>12-bit 100ksps ADC</td>
<td>8 channels</td>
</tr>
<tr>
<td>8-bit 500ksps ADC</td>
<td>8 channels</td>
</tr>
<tr>
<td>DAC Resolution</td>
<td>12 bits</td>
</tr>
<tr>
<td>DAC Outputs</td>
<td>x 2</td>
</tr>
<tr>
<td>Analog Comparators</td>
<td>x 2</td>
</tr>
<tr>
<td>Interrupts</td>
<td>Two levels</td>
</tr>
<tr>
<td>Programmable Counter Arrays</td>
<td>(PCA)</td>
</tr>
</tbody>
</table>

Table 2.2  C8051F020 Features

All analog and digital peripherals are enabled/disabled and configured by user software.
All analog and digital peripherals are enabled/disabled and configured by user software. The FLASH memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allows field upgrades of the 8051 firmware.

### 2.3 Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051 (Figure 1.2). There are two separate memory spaces: program memory and data memory. The CIP-51 memory organization is shown in Figure 2.4. Program and data memory share the same address space but are accessed via different instruction types.

![C8051F020 Memory Map](image-url)
Program Memory

The C8051F020's program memory consists of 65536 bytes of FLASH, of which 512 bytes, from addresses 0xFE00 to 0xFFFF, are reserved for factory use. There is also a single 128 byte sector at address 0x10000 to 0x1007F (Scratchpad Memory), which is useful as a small table for software program constants.

Data Memory

The C8051F020 data memory has both internal and external address spaces. The internal data memory consists of 256 bytes of RAM. The Special Function Registers (SFR) are accessed anytime the direct addressing mode is used to access the upper 128 bytes of memory locations from 0x80 to 0xFF, while the general purpose RAM are accessed when indirect addressing is used (refer to Chapter 3 for addressing modes). The first 32 bytes of the internal data memory are addressable as four banks of 8 general purpose registers, and the next 16 bytes are bit-addressable or byte-addressable.

The external data memory has a 64K address space, with an on-chip 4K byte RAM block. An external memory interface (EMIF) is used to access the external data memory. The EMIF is configured by programming the EMI0CN and EMI0CF SFRs. The external data memory address space can be mapped to on-chip memory only, off-chip memory only, or a combination of the two (addresses up to 4K directed to on-chip, above 4K directed to EMIF). The EMIF is also capable of acting in multiplexed mode or non-multiplexed mode, depending on the state of the EMD2 (EMI0CF.4) bit.

Stack

The programmer stack can be located anywhere in the 256 byte internal data memory. A reset initializes the stack pointer (SP) to location 0x07; therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the stack should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.
Special Function Registers

<table>
<thead>
<tr>
<th>F8</th>
<th>SPI0CN</th>
<th>PCA0H</th>
<th>PCA0CPH0</th>
<th>PCA0CPH1</th>
<th>PCA0CPH2</th>
<th>PCA0CPH3</th>
<th>PCA0CPH4</th>
<th>WDTCN</th>
</tr>
</thead>
<tbody>
<tr>
<td>F0</td>
<td>B</td>
<td>SCON1</td>
<td>SBUF1</td>
<td>SADDR1</td>
<td>TL4</td>
<td>TH4</td>
<td>EIP1</td>
<td>EIP2</td>
</tr>
<tr>
<td>E8</td>
<td>ADC0CN</td>
<td>PCA0L</td>
<td>PCA0CPL0</td>
<td>PCA0CPL1</td>
<td>PCA0CPL2</td>
<td>PCA0CPL3</td>
<td>PCA0CPL4</td>
<td>RSTSRC</td>
</tr>
<tr>
<td>E0</td>
<td>ACC</td>
<td>XBR0</td>
<td>XBR1</td>
<td>XBR2</td>
<td>RCAP4L</td>
<td>RCAP4H</td>
<td>EIE1</td>
<td>EIE2</td>
</tr>
<tr>
<td>D8</td>
<td>PCA0CN</td>
<td>PCA0MD</td>
<td>PCA0M0</td>
<td>PCA0CPM1</td>
<td>PCA0CPM2</td>
<td>PCA0CPM3</td>
<td>PCA0CPM4</td>
<td></td>
</tr>
<tr>
<td>D0</td>
<td>PSW</td>
<td>REF0CN</td>
<td>DAC0L</td>
<td>DAC0H</td>
<td>DAC0CN</td>
<td>DAC1L</td>
<td>DAC1H</td>
<td>DAC1CN</td>
</tr>
<tr>
<td>C8</td>
<td>T2CON</td>
<td>T4CON</td>
<td>RCAP2L</td>
<td>RCAP2H</td>
<td>TL2</td>
<td>TH2</td>
<td>SMB0CR</td>
<td></td>
</tr>
<tr>
<td>C0</td>
<td>SMB0CN</td>
<td>SMB0STA</td>
<td>SMB0DAT</td>
<td>SMB0ADR</td>
<td>ADC0GTL</td>
<td>ADC0GTH</td>
<td>ADC0LTL</td>
<td>ADC0LTH</td>
</tr>
<tr>
<td>B8</td>
<td>IP</td>
<td>SADEN0</td>
<td>AMX0CF</td>
<td>AMX0SL</td>
<td>ADC0CF</td>
<td>P1MDIN</td>
<td>ADC0L</td>
<td>ADC0H</td>
</tr>
<tr>
<td>B0</td>
<td>P3</td>
<td>OSCXCN</td>
<td>OSCICN</td>
<td></td>
<td></td>
<td>P74OUT</td>
<td>FLSCN</td>
<td>FLACL</td>
</tr>
<tr>
<td>A8</td>
<td>IE</td>
<td>SADDR0</td>
<td>AD0CN</td>
<td>AD1CF</td>
<td>AMX1SL</td>
<td>P3IF</td>
<td>SADEN1</td>
<td>EM0CN</td>
</tr>
<tr>
<td>A0</td>
<td>P2</td>
<td>EM0TC</td>
<td></td>
<td>EM0CF</td>
<td>P0MDOUT</td>
<td>P1MDOUT</td>
<td>P2MDOUT</td>
<td>P3MDOUT</td>
</tr>
<tr>
<td>98</td>
<td>SCON0</td>
<td>SBUF0</td>
<td>SPI0CFG</td>
<td>SPI0DAT</td>
<td>ADC1</td>
<td>SPI0CKR</td>
<td>CPT0CN</td>
<td>CPT1CN</td>
</tr>
<tr>
<td>90</td>
<td>P1</td>
<td>TMR3CN</td>
<td>TMR3RLL</td>
<td>TMR3RH</td>
<td>TMR3L</td>
<td>TMR3H</td>
<td>P7</td>
<td></td>
</tr>
<tr>
<td>88</td>
<td>TCON</td>
<td>TMOD</td>
<td>TL0</td>
<td>TL1</td>
<td>TH0</td>
<td>TH1</td>
<td>CKCON</td>
<td>PSCTL</td>
</tr>
<tr>
<td>80</td>
<td>P0</td>
<td>SP</td>
<td>DPL</td>
<td>DPH</td>
<td>P4</td>
<td>P5</td>
<td>P6</td>
<td>PCON</td>
</tr>
</tbody>
</table>

| 0(8) | 1(9) | 2(A) | 3(B) | 4(C) | 5(D) | 6(E) | 7(F) |
| Bit addressable | 1(9) | 2(A) | 3(B) | 4(C) | 5(D) | 6(E) | 7(F) |

Table 2.3  SFR Memory Map

The SFRs provide control and data exchange with the C8051F020’s resources and peripherals. The C8051F020 duplicates the SFRs found in a typical 8051 implementation as well as implements additional SFRs which are used to configure and access the sub-systems unique to the microcontroller. This allows the addition of new functionalities while retaining compatibility with the MCS-51™ instruction set. Table 2.3 lists the SFRs implemented in the CIP-51 microcontroller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. The SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided.
2.4 I/O Ports and Crossbar

The standard 8051 Ports (0, 1, 2, and 3) are available on the C8051F020, as well as 4 additional ports (4, 5, 6, and 7) for a total of 64 general purpose port I/O pins. The port I/O behaves like the standard 8051 with a few enhancements. Access is possible through reading and writing the corresponding Port Data registers.

All port pins are 5 V tolerant, and support configurable Push-Pull or Open-Drain output modes and weak pull-ups. In addition, the pins on Port 1 can be used as Analog Inputs to ADC1. A block diagram of the port I/O cell is shown in Figure 2.5.

The four lower ports (P0-P3) can be used as General-Purpose I/O (GPIO) pins or be assigned as inputs/outputs for the digital peripherals by programming a Digital Crossbar (Figure 2.6). The lower ports are both bit- and byte-addressable. The four upper ports (P4-P7) serve as byte-addressable GPIO pins.
The Digital Crossbar is essentially a large digital switching network that allows mapping of internal digital peripherals to the pins on Ports 0 to 3. The on-chip counter/timers, serial buses, HW interrupts, ADC Start of Conversion input, comparator outputs, and other digital signals in the controller can be configured to appear on the I/O pins by configuring the Crossbar Control registers XBR0, XBR1 and XBR2. This allows the system designer to select the exact mix of GPIO and digital resources needed for the particular application, limited only by the number of pins available. Unlike microcontrollers with standard multiplexed digital I/O, all combinations of functions are supported.

The digital peripherals are assigned Port pins in a priority order, starting with P0.0 and continue through P3.7 if necessary. UART0 has the highest priority and CNVSTR has the lowest priority (refer to Chapter 5 for examples on configuring the crossbar).
2.5 12-Bit Analog to Digital Converter

The C8051F020 has an on-chip 12-bit successive approximation register (SAR) Analog to Digital Converter (ADC0) with a 9-channel input multiplexer and programmable gain amplifier (Figure 2.7). A voltage reference is required for ADC0 to operate and is selected between the DAC0 output and an external VREF pin.

The ADC is configured via its associated Special Function Registers. One input channel is tied to an internal temperature sensor, while the other eight channels are available externally. Each pair of the eight external input channels can be setup as either two single-ended inputs or a single differential input.

A programmable gain amplifier follows the analog multiplexer. The gain can be set in software from 0.5 to 16 in powers of 2. The gain stage is useful when different ADC input channels have widely varied input voltage signals, or when "zooming in" on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset).

Conversions can be started in four ways:

1) Software command,
2) Overflow of Timer 2,
3) Overflow of Timer 3, or
4) External signal input (CNVSTR).

Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 12 bit data word is latched into two SFRs upon completion of a conversion. The data can be right or left justified in these registers (since ADC output is 12 bits but the two SFRs are 16 bits) under software control.

The Window Compare registers for the ADC data can be configured to interrupt the controller when ADC data is within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within the specified window.

### 2.6 8-Bit Analog to Digital Converter

The C8051F020 has an on-board 8-bit SAR Analog to Digital Converter (ADC1) with an 8-channel input multiplexer and programmable gain amplifier (Figure 2.8). Eight input pins are available for measurement. The ADC is again configurable via the SFRs. The ADC1 voltage reference is selected between the analog power supply (AV+) and an external VREF pin.

A programmable gain amplifier follows the analog multiplexer. The gain can be set in software to 0.5, 1, 2, or 4. Just as with ADC0, the conversion scheduling system allows ADC1 conversions to be initiated by software commands, timer overflows or an external input signal. ADC1 conversions may also be synchronized with ADC0 software-commanded conversions. Conversion completions are indicated by a status bit and an interrupt (if enabled), and the resulting 8 bit data word is latched into a SFR upon completion.

### 2.7 Digital to Analog Converters and Comparators

The C8051F020 has two 12-bit Digital to Analog Converters, DAC0 and DAC1. There are also two analog comparators on chip, CP0 and CP1, as shown in Figure 2.9. The DAC voltage reference is supplied via the dedicated VREFD input pin.
Chapter 2 Introduction to Silicon Labs' C8051F020

The DAC output is updated each time when there is a software write (DACxH), or a Timer 2, 3, or 4 overflow (Figure 2.10). The DACs are especially useful as references for the comparators or offsets for the differential inputs of the ADC.

The comparators have software programmable hysteresis and can generate an interrupt on its rising edge, falling edge, or both. The comparators' output state can also be polled in software and programmed to appear on the lower port I/O pins via the Crossbar.

More information on programming applications using the ADCs and DACs will be presented in Chapter 9.

2.8 Voltage Reference

A voltage reference has to be used when operating the ADC and DAC. The C8051F020’s three voltage reference input pins allow each ADC and the two DACs to reference an external voltage reference or the on-chip voltage reference output. ADC0 may also reference the DAC0 output internally, and ADC1 may reference the analog power supply voltage (AV+), via the VREF multiplexers shown in Figure 2.11.
The internal voltage reference circuit consists of a 1.2V bandgap voltage reference generator and a gain-of-two output buffer amplifier, i.e. VREF is 2.4 V. The internal reference may be routed via the VREF pin to external system components or to the voltage reference input pins shown in Figure 2.11. Bypass capacitors of 0.1 μF and 4.7 μF are recommended from the VREF pin to AGND.
The Reference Control Register, REF0CN, enables/disables the internal reference generator and selects the reference inputs for ADC0 and ADC1 (Table 2.4).

The VREF jumper block J22 on the C8051F020 development board (Appendix A. Figure A1-1, A1-2) is used to connect the internal voltage reference to any (or all) of the voltage reference inputs. Install shorting block on J22 pins:

1-2 to connect VREF to VREFD
3-4 to connect VREF to VREF0
5-6 to connect VREF to VREF1
Example: \texttt{MOV REF0CN,#00000011B}

This enables the use of the ADC or DAC, and the internal voltage reference. The appropriate jumpers have to be set on the development board to connect the internal voltage reference to the ADC or DAC voltage reference inputs.

In summary, the benefits of a highly integrated microcontroller include:

1) More efficient circuit implementation and reducing board space
2) Higher system reliability
3) Cost effective
<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-5</td>
<td>-</td>
<td>Unused. Read=000b; Write=Don’t care.</td>
</tr>
<tr>
<td>4</td>
<td>AD0VRS</td>
<td><strong>ADC0 Voltage Reference Select</strong>&lt;br&gt;0: ADC0 voltage reference from VREF0 pin.&lt;br&gt;1: ADC0 voltage reference from DAC0 output.</td>
</tr>
<tr>
<td>3</td>
<td>AD1VRS</td>
<td><strong>ADC1 Voltage Reference Select</strong>&lt;br&gt;0: ADC1 voltage reference from VREF1 pin.&lt;br&gt;1: ADC1 voltage reference from AV+</td>
</tr>
<tr>
<td>2</td>
<td>TEMPE</td>
<td><strong>Temperature Sensor Enable Bit</strong>&lt;br&gt;0: Internal Temperature Sensor Off.&lt;br&gt;1: Internal Temperature Sensor On.</td>
</tr>
<tr>
<td>1</td>
<td>BIASE</td>
<td><strong>ADC/DAC Bias Generator Enable Bit</strong>&lt;br&gt;(Must be ‘1’ if using ADC or DAC)&lt;br&gt;0: Internal Bias Generator Off.&lt;br&gt;1: Internal Bias Generator On.</td>
</tr>
<tr>
<td>0</td>
<td>REFBE</td>
<td><strong>Internal Reference Buffer Enable Bit</strong>&lt;br&gt;0: Internal Reference Buffer Off.&lt;br&gt;1: Internal Reference Buffer On. Internal voltage reference is driven on the VREF pin.</td>
</tr>
</tbody>
</table>

Table 2.4  REF0CN: Reference Control Register
5

System Clock, Crossbar and GPIO

5.0 Introduction 85

5.1 Oscillator Programming Registers 86

Internal Oscillator Control Register (OSCICN), External Oscillator Control Register (OSCXCN)

5.2 Watchdog Timer 88

Watchdog Timer Control Register (WDTCN), Disable WDT Lockout, Enable/Reset WDT, Disable WDT, Setting WDT Interval

5.3 Digital Crossbar 90

Crossbar Pin Assignment and Allocation Priority, Enabling the Crossbar

5.4 GPIO 93

Port pin Output Modes, Configuring Port pins as Digital Inputs, Port 3 External Interrupts, Disabling Weak Pull-ups, Analog Inputs at Port 1

5.5 Crossbar and GPIO SFRs 96

Crossbar Register 0 (XBR0), Crossbar Register 1 (XBR1), Crossbar Register 2 (XBR2), Port0 Data Register (P0), Port0 Output Mode Register (P0MDOUT), Port1 Data Register (P1), Port1 Output Mode Register (P1MDOUT), Port1 Input Mode Register (P1MDIN), Port2 Data Register (P2), Port2 Output Mode Register (P2MDOUT), Port3 Data Register (P3), Port3 Output Mode Register (P3MDOUT), Port3 Interrupt Flag Register (P3IF)
5.6 Ports 4 through 7

Port 7-4 Output Mode Register (P74OUT), Port\textsubscript{x} Data Register (P\textsubscript{x})

5.7 Tutorial Questions
5.0 Introduction

The C8051F020 micro-controller may be operated from an external oscillator or an internal oscillator, both are included on the target board. After any reset, the MCU operates from the internal oscillator at a typical frequency of 2.0MHz by default but may be configured by software to operate at other typical frequencies of 4.0MHz, 8.0MHz or 16MHz. Therefore, in many applications an external oscillator is not required. However, an external 22.1184MHz crystal is installed on the target board as shipped from the factory. It is especially useful in providing a system clock frequency suitable for high baud rate generation for UART. Both the oscillators are disabled when the /RST pin is held low. The oscillator and its associated programming registers are shown in Figure 5.1.

The external oscillator may be a crystal, capacitor, RC circuit or an external resonator. These are shown as various options in Figure 5.1. The oscillator circuit must be configured for one of these sources which is done by programming the OSCXCN special function register.
5.1 Oscillator Programming Registers

Two SFRs are provided to program the oscillator circuit. These are the OSCICN (Internal Oscillator Control Register) and OSCXCN (External Oscillator Control Register). The registers are described in this section.

### Internal Oscillator Control Register (OSCICN)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>MSCLKE</td>
<td>Missing Clock Enable Bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Missing Clock Detector Disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Missing Clock Detector Enabled. The reset is triggered if clock is missing for more than 100µs</td>
</tr>
<tr>
<td>6-5</td>
<td>Unused</td>
<td>Read = 00b, Write = don’t care</td>
</tr>
<tr>
<td>4</td>
<td>IFRDY</td>
<td>Internal Oscillator Frequency Ready Flag</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Internal Oscillator Frequency not running at speed specified by the IFCN bits.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Internal Oscillator Frequency is running at speed specified by the IFCN bits.</td>
</tr>
<tr>
<td>3</td>
<td>CLKSL</td>
<td>System Clock Source Select Bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Uses Internal Oscillator as System Clock</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Uses External Oscillator as System Clock</td>
</tr>
<tr>
<td>2</td>
<td>IOSCEN</td>
<td>Internal Oscillator Enable Bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Internal Oscillator Disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Internal Oscillator Enabled</td>
</tr>
<tr>
<td>1-0</td>
<td>IFCN1-IFCN0</td>
<td>Internal Oscillator Frequency Control Bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00: Internal Oscillator typical frequency is 2 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01: Internal Oscillator typical frequency is 4 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10: Internal Oscillator typical frequency is 8 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11: Internal Oscillator typical frequency is 16 MHz</td>
</tr>
</tbody>
</table>

Table 5.1 OSCICN (Internal Oscillator Control) Register

Bits 0 and 1 are used to select the internal oscillator frequency. Bit 2 enables or disables the internal oscillator while bit 3 selects between the internal and external oscillator. Once the internal oscillator is enabled, it takes a while for it to settle down and generate the desired frequency set by IFCN1-IFCN0 (Bits 0 and 1). Bit 4 shows the status of the internal oscillator and is set to 1 when the oscillator is running at the specified speed. Bit 7 is to be set to 1 if missing clock detector is to be enabled. A reset is triggered if the clock is missing for a period greater than 100µs.
The OSCICN SFR is at address 0xB2. Upon reset, the value in this register is set to 0001 0100. This enables the internal oscillator to operate at a frequency of 2 MHz.

### External Oscillator Control Register (OSCXCN)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>XTLVLD</td>
<td><strong>Crystal Oscillator Valid Flag</strong>&lt;br&gt;0: Crystal Oscillator is unused or not yet stable&lt;br&gt;1: Crystal Oscillator is running and stable</td>
</tr>
<tr>
<td>6-4</td>
<td>XOSCMD2-0</td>
<td><strong>External Oscillator Mode Bits</strong>&lt;br&gt;00x: Off. XTAL1 pin is grounded internally.&lt;br&gt;010: System Clock from External CMOS Clock on XTAL1 pin.&lt;br&gt;011: System Clock from External CMOS Clock on XTAL1 pin divided by 2.&lt;br&gt;10x: RC/C Oscillator Mode with divide by 2 stage.&lt;br&gt;110: Crystal Oscillator Mode&lt;br&gt;111: Crystal Oscillator Mode with divide by 2 stage</td>
</tr>
<tr>
<td>3</td>
<td>Reserved</td>
<td>Read = undefined, Write = don’t care</td>
</tr>
<tr>
<td>2-0</td>
<td>XFCN2-0</td>
<td><strong>External Oscillator Frequency Control Bit</strong></td>
</tr>
</tbody>
</table>

Table 5.2 OSCXCN (External Oscillator Control) Register

If the crystal frequency is greater than 6.7 MHz, which is indeed the case for the on-board crystal of the target board, bits 2-0 (XFCN2-0) must be set to 111. Bits 6-4 (XOSCMD2-0) are programmed based on the external oscillator whether it is RC/C, crystal or CMOS clock on XTAL1.

After the external oscillator has been enabled, by setting CLKSL (OSCICN.3) to 1, one must wait for the crystal oscillator to be stable. This can be checked by polling bit 7 (XTLVLD) of OSCXCN.

The OSCXCN SFR is at address 0xB1. Upon reset, the value in this register is set to 0000 0000. This turns off the crystal oscillator and the XTAL1 pin is grounded internally.
Example:

```
MOV OSCXCN, #67H ;enable external
;crystal oscillator at
;22.1184MHz
CLR A ;wait at least 1ms
DJNZ ACC, $ ;wait ~512us
DJNZ ACC, $ ;wait ~512us
XTLVLD_wait: ;poll for XTLVLD=1
   MOV A, OSCXCN
   JNB ACC.7, XTLVLD_wait
   ORL OSCICN, #08H ;select external
   ;oscillator as system
   ;clock source (CLKSL=1)
   ;disable Internal
   ;Oscillator (IOSCEN=0)
   ORL OSCICN, #80H ;enable missing clock
   ;detector (MSCLKE=1)
```

### 5.2 Watchdog Timer

The MCU has a programmable Watchdog Timer (WDT) which runs off the system clock. An overflow of the WDT forces the MCU into the reset state. Before the WDT overflows, the application program must restart it. WDT is useful in preventing the system from running out of control, especially in critical applications. If the system experiences a software or hardware malfunction which prevents the software from restarting the WDT, the WDT will overflow and cause a reset. After a reset, the WDT is automatically enabled and starts running at the default maximum time interval which is 524 ms for a 2 MHz system clock.

The WDT consists of a 21-bit timer running from the programmed system clock. A WDT reset is generated when the period between specific writes to its control register exceeds the programmed limit.

The WDT may be enabled or disabled by software. It may also be locked to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. It may also be permanently disabled. The watchdog features are controlled by programming the Watchdog Timer Control Register (WDTCN). The details of WDTCN are shown in Table 5.3.
Watchdog Timer Control Register (WDTCN)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-0 | **WDT Control**  
Writing 0xA5 both enables and reloads the WDT  
Writing 0xDE followed within 4 system clocks by  
0xAD disables the WDT  
Writing 0xFF locks out the disable feature |
| 4   | **Watchdog Status Bit (when Read)**  
Reading this bit indicates the Watchdog Timer Status  
0: WDT is inactive  
1: WDT is active |
| 2-0 | **Watchdog Timeout Interval Bits**  
These bits set the Watchdog Timer Interval.  
When writing these bits, WDTCN.7 must be set to 0. |

Table 5.3 WDTCN (Watchdog Timer Control) Register

**Disable WDT Lockout**

Writing 0xFF to WDTCN locks out the disable feature. It cannot be disabled until the next system reset. In applications where the watchdog timer is essential, 0xFF should be written to WDTCN in the initialization code. Writing 0xFF does not enable or reset the watchdog timer.

**Enable/Reset WDT**

To enable and reset the watchdog timer, write 0xA5 to the WDTCN register. To prevent a watchdog timer overflow, the application must periodically write 0xA5 to WDTCN.

**Disable WDT**

To disable the WDT, the application must write 0xDE followed by, within 4 clock cycles, 0xAD to the WDTCN register. If 0xAD is not written with 4 cycles of writing 0xDE, the disable operation is not effective. Interrupts must be disabled during this procedure to avoid delay between the two writes.
Example:

```
CLR EA ;disable all interrupts
MOV WDTCN, #0DEH ;disable WDT
MOV WDTCN, #0ADH ;disable WDT
SETB EA ;enable interrupts
```

### Setting WDT Interval

Bits 2-0 of WDTCN control the watchdog timeout interval. The interval is given by the following equation:

\[
4^{3+WDTCN[2-0]} \times T_{sysclk}
\]

\(T_{sysclk}\) is the system clock period. For a 2 MHz system clock, the interval range that can be programmed is 0.032 ms to 524 ms. When the Watchdog Timeout Interval Bits are written to the WDTCN register, the WDTCN.7 bit must be held at logic 0. The programmed interval may be read back by reading the WDTCN register. After a reset, WDTCN[2-0] reads 111b.

### 5.3 Digital Crossbar

The C8051F020 has a rich set of digital resources like UARTs, System Management Bus (SMBus), Timer control inputs and interrupts. However, these peripherals do not have dedicated pins through which they may be accessed. Instead they are available through the four lower I/O ports (P0, P1, P2 and P3). Each of the pins on P0, P1, P2 and P3 can be defined as a General Purpose Input/Output (GPIO) pin or can be controlled by a digital peripheral. Thus the lower ports have dual functionalities. Based on the application, a system designer would have to decide what capabilities are required and then allocate the necessary digital functions to the port pins. This flexibility makes the MCU very versatile. The resource allocation is controlled by programming the Priority Crossbar Decoder, simply called the "Crossbar". The port pins are allocated and assigned to the digital peripherals using a priority order. Figure 5.2 is the functional block diagram showing the priority decoder, lower ports and the digital resources that may be controlled.
Crossbar Pin Assignment and Allocation Priority

The digital peripherals are assigned Port pins in a priority order which is shown in Figure 5.3. UART0 has the highest priority and CNVSTR has the lowest priority. There are three configuration registers, XBR0, XBR1 and XBR2, which are programmed to accomplish the pin allocations. If the corresponding enable bits of the peripheral are set to logic 1 in the crossbar registers, then the port pins are assigned to that peripheral. For example, if the UART0EN bit (XBR0.2) is set to logic 1, the TX0 and RX0 pins will be mapped to the port pins P0.0 and P0.1 respectively. Since UART0 has the highest priority, its pins will always be mapped to P0.0 and P0.1 when UART0EN is set to logic and will have precedence over any other allocation. If a digital peripheral’s enable bit is not set to logic 1, then it is not accessible through the port pins. Pin assignments to associated functions are done in groups, for example, TX0 and RX0 are
assigned together. Each combination of enabled peripherals results in a unique device pin-out.

<table>
<thead>
<tr>
<th>Pin I/O</th>
<th>P0</th>
<th>P1</th>
<th>P2</th>
<th>P3</th>
<th>Crossbar Register Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tx0 Rx0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UART0EN: XBR0.2</td>
</tr>
<tr>
<td>SCK</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI0EN: XBR0.1</td>
</tr>
<tr>
<td>MISO</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NSS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SMB0EN: XBR0.0</td>
</tr>
<tr>
<td>SCL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UART1EN: XBR2.2</td>
</tr>
<tr>
<td>TX1 RX1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CEX0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PCA0ME: XBR0.[5:3]</td>
</tr>
<tr>
<td>CEX1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CEX2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CEX3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CEX4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EC1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EC1E: XBR0.8</td>
</tr>
<tr>
<td>CP0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP0E: XBR0.7</td>
</tr>
<tr>
<td>CP1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP1E: XBR1.0</td>
</tr>
<tr>
<td>T0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>T0E: XBR1.1</td>
</tr>
<tr>
<td>INT0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>INT0E: XBR1.2</td>
</tr>
<tr>
<td>T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>T1E: XBR1.3</td>
</tr>
<tr>
<td>INT1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>INT1E: XBR1.4</td>
</tr>
<tr>
<td>T2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>T2E: XBR1.5</td>
</tr>
<tr>
<td>T2EX</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>T2EXE: XBR1.6</td>
</tr>
<tr>
<td>T4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>T4E: XBR2.3</td>
</tr>
<tr>
<td>T4EX</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>T4EXE: XBR2.4</td>
</tr>
<tr>
<td>CNVSTR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CNVSTE: XBR2.0</td>
</tr>
</tbody>
</table>

Figure 5.3 Digital Crossbar Priority Decode Table

The output states of port pins that are allocated by the crossbar are controlled by the digital peripheral that is mapped to those pins and hence Writes to the Port Data registers (or associated Port bits) will have no effect on the states of the pins. The Port pins on Port 0 to 3 that are not allocated by the Crossbar may be accessed as General-Purpose I/O pins by reading and writing the associated Port Data registers.
A Read of a Port Data Register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not.

Although the crossbar can be configured dynamically at runtime, the crossbar registers are typically configured in the initialization code of the application software and thereafter left alone. The peripherals are then configured individually.

**Enabling the Crossbar**

The crossbar is enabled once all the Crossbar registers (XBR0, XBR1 and XBR2) have been configured. This is done by setting XBARE (XBR2.4) to logic 1. Until the Crossbar is enabled, the output drivers on Port 0 to 3 are explicitly disabled in order to prevent possible contention on port pins while the Crossbar registers and other registers, which can affect the device pin-out, are being written. The output drivers on Crossbar-assigned input signals are explicitly disabled.

### 5.4 GPIO

The block diagram of the Port I/O cell is shown in Figure 5.4.
Port pin Output Modes

The output mode of each port pin on Ports 0 through 3 can be configured as either Open-Drain or Push-Pull. The default state is Open-Drain. The output modes of the Port pins are determined by the bits in the associated PnMDOUT registers. For example, a logic 1 in P1MDOUT.6 will configure the output mode of P1.6 to Push-Pull; a logic 0 in P1MDOUT.6 will configure the output mode of P1.6 to Open-Drain. The PnMDOUT registers control the output modes of the port pins regardless of whether the Crossbar has allocated the Port pin for a digital peripheral or not. The exceptions to this rule are the Port pins connected to SDA, SCL, RX0 (if UART0 is in Mode 0), and RX1 (if UART1 is in Mode 0) which are always configured as Open-Drain outputs irrespective of the settings of the associated bits in the PnMDOUT registers.

In the Push-Pull configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and writing a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire.

Configuring Port pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to “Open-Drain” and writing a logic 1 to the associated bit in the Port Data register. For example, P3.7 is configured as a digital input by setting P3MDOUT.7 to a logic 0 and P3.7 to a logic 1. If the Port pin has been assigned to a digital peripheral by the Crossbar and that pin functions as an input (for example RX0, the UART0 receive pin), then the output drivers on that pin are automatically disabled.

Port 3 External Interrupts

Port pins for the external interrupts /INT0 and /INT1 are allocated and assigned by the Crossbar. In addition two pins on Port 3, P3.6 and P3.7, can be configured to generate edge sensitive interrupts. These interrupts are configurable as falling- or rising-edge sensitive using the IE6CF
(P3IF.2) and IE7CF (P3IF.3) bits. When an active edge is detected on P3.6 or P3.7, a corresponding External Interrupt flag (IE6 or IE7) will be set to logic 1 in the P3IF register and if the associated interrupt is enabled, an interrupt will be generated and the CPU will vector to the associated interrupt vector location.

**Disabling Weak Pull-Ups**

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about 100 kΩ) between the pin and VDD. The weak pull-up devices can be globally disabled by writing logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0. Hence an output pin will not contend with its own pull-up device.

**Analog Inputs at Port 1 pins**

The pins on Port 1 can serve as analog inputs to the ADC1 analog multiplexer. A Port pin is configured as an Analog Input by writing a logic 0 to the associated bit in the P1MDIN register. All Port pins default to a Digital Input mode. Configuring a Port pin as an analog input:

1. Disables the digital input path from the pin. This prevents additional power supply current from being drawn when the voltage at the pin is near VDD / 2. A read of the Port Data bit will return a logic 0 regardless of the voltage at the Port pin.
2. Disables the weak pull-up device on the pin.
3. Causes the Crossbar to “skip over” the pin when allocating Port pins for digital peripherals.

It is important to note that the output drivers on a pin, which has been configured as an Analog Input, are not explicitly disabled. Therefore, the associated P1MDOUT bits of pins configured as Analog Inputs should explicitly be set to logic 0 (Open-Drain output mode) and the associated Port Data bits should be set to logic 1 (high-impedance).
5.5 Crossbar and GPIO SFRs

The Special Function Registers which are programmed to configure the Crossbar and the GPIO are discussed in this section.

**XBR0 (Crossbar Register 0)**

XBR0 SFR address is 0xE1 and upon reset has a value 0x00.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | CP0E   | **Comparator 0 Output Enable Bit.**  
0: CP0 unavailable at Port pin.  
1: CP0 routed to Port pin. |
| 6   | ECI0E  | **PCA0 External Counter Input Enable Bit.**  
0: PCA0 External Counter Input unavailable at Port pin.  
1: PCA0 External Counter Input (ECI0) routed to Port pin. |
| 5-3 | PCA0ME | **PCA0 Module I/O Enable Bits.**  
000: All PCA0 I/O unavailable at Port pins.  
001: CEX0 routed to Port pin.  
010: CEX0, CEX1 routed to 2 Port pins.  
011: CEX0, CEX1, and CEX2 routed to 3 Port pins.  
100: CEX0, CEX1, CEX2, and CEX3 routed to 4 Port pins.  
101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 Port pins.  
110: RESERVED  
111: RESERVED |
| 2   | UART0EN| **UART0 I/O Enable Bit.**  
0: UART0 I/O unavailable at Port pins.  
1: UART0 TX routed to P0.0, and RX routed to P0.1 |
| 1   | SPI0EN | **SPI0 Bus I/O Enable Bit.**  
0: SPI0 I/O unavailable at Port pins.  
1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins. |
| 0   | SMB0EN | **SMBus0 Bus I/O Enable Bit.**  
0: SMBus0 I/O unavailable at Port pins.  
1: SMBus0 SDA and SCL routed to 2 Port pins. |

Table 5.4 XBR0 (Crossbar Register 0)
XBR1 (Crossbar Register 1)

XBR1 SFR address is 0xE2 and upon reset has a value 0x00.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>SYSCKE</td>
<td>/SYSCLK Output Enable Bit. 0: /SYSCLK unavailable at Port pin. 1: /SYSCLK routed to Port pin.</td>
</tr>
<tr>
<td>6</td>
<td>T2EXE</td>
<td>T2EX Input Enable Bit. 0: T2EX unavailable at Port pin. 1: T2EX routed to Port pin.</td>
</tr>
<tr>
<td>5</td>
<td>T2E</td>
<td>T2 Input Enable Bit. 0: T2 unavailable at Port pin. 1: T2 routed to Port pin.</td>
</tr>
<tr>
<td>4</td>
<td>INT1E</td>
<td>/INT1 Input Enable Bit. 0: /INT1 unavailable at Port pin. 1: /INT1 routed to Port pin.</td>
</tr>
<tr>
<td>3</td>
<td>T1E</td>
<td>T1 Input Enable Bit. 0: T1 unavailable at Port pin. 1: T1 routed to Port pin.</td>
</tr>
<tr>
<td>2</td>
<td>INT0E</td>
<td>/INT0 Input Enable Bit. 0: /INT0 unavailable at Port pin. 1: /INT0 routed to Port pin.</td>
</tr>
<tr>
<td>1</td>
<td>T0E</td>
<td>T0 Input Enable Bit. 0: T0 unavailable at Port pin. 1: T0 routed to Port pin.</td>
</tr>
<tr>
<td>0</td>
<td>CP1E</td>
<td>CP1 Output Enable Bit. 0: CP1 unavailable at Port pin. 1: CP1 routed to Port pin.</td>
</tr>
</tbody>
</table>

Table 5.5 XBR1 (Crossbar Register 1)
XBR2 (Crossbar Register 2)

XBR2 SFR address is 0xE3 and upon reset has a value 0x00.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>WEAKPUD</td>
<td><em>Weak Pull-Up Disable Bit.</em>&lt;br&gt;0: Weak pull-ups globally enabled.&lt;br&gt;1: Weak pull-ups globally disabled.</td>
</tr>
<tr>
<td>6</td>
<td>XBARE</td>
<td><em>Crossbar Enable Bit.</em>&lt;br&gt;0: Crossbar disabled. All pins on Ports 0, 1, 2, and 3, are forced to Input mode.&lt;br&gt;1: Crossbar enabled.</td>
</tr>
<tr>
<td>5</td>
<td>-</td>
<td>UNUSED. Read = 0, Write = don’t care.</td>
</tr>
<tr>
<td>4</td>
<td>T4EXE</td>
<td><em>T4EX Input Enable Bit.</em>&lt;br&gt;0: T4EX unavailable at Port pin.&lt;br&gt;1: T4EX routed to Port pin.</td>
</tr>
<tr>
<td>3</td>
<td>T4E</td>
<td><em>T4 Input Enable Bit.</em>&lt;br&gt;0: T4 unavailable at Port pin.&lt;br&gt;1: T4 routed to Port pin.</td>
</tr>
<tr>
<td>2</td>
<td>UART1E</td>
<td><em>UART1 I/O Enable Bit.</em>&lt;br&gt;0: UART1 I/O unavailable at Port pins.&lt;br&gt;1: UART1 TX and RX routed to 2 Port pins.</td>
</tr>
<tr>
<td>1</td>
<td>EMIFLE</td>
<td><em>External Memory Interface Low-Port Enable Bit.</em>&lt;br&gt;0: P0.7, P0.6, and P0.5 functions are determined by the Crossbar or the Port latches.&lt;br&gt;1: If EMIOCF.4 = ‘0’ (External Memory Interface is in Multiplexed mode) P0.7 (/WR), P0.6 (/RD), and P0.5 (ALE) are ‘skipped’ by the Crossbar and their output states are determined by the Port latches and the External Memory Interface.&lt;br&gt;1: If EMIOCF.4 = ‘1’ (External Memory Interface is in Non-multiplexed mode) P0.7 (/WR) and P0.6 (/RD) are ‘skipped’ by the Crossbar and their output states are determined by the Port latches and the External Memory Interface.</td>
</tr>
<tr>
<td>0</td>
<td>CNVSTE</td>
<td><em>External Convert Start Input Enable Bit.</em>&lt;br&gt;0: CNVSTR unavailable at Port pin.&lt;br&gt;1: CNVSTR routed to Port pin.</td>
</tr>
</tbody>
</table>

Table 5.6 XBR2 (Crossbar Register 2)
**P0 (Port0 Data Register)**

P0 SFR address is 0x80 and upon reset has a value 0xFF.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-0 | P0.[7:0] | *Port0 Output Latch Bits.*
| | | *(Write - Output appears on I/O pins per XBR0, XBR1, XBR2, and XBR3 Registers)*
| | | 0: Logic Low Output.
| | | 1: Logic High Output (open if corresponding P0MDOUT.n bit = 0).
| | | *(Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings).*
| | | 0: P0.n pin is logic low.
| | | 1: P0.n pin is logic high. |

Table 5.7  P0 (Port0 Data Register)

**P0MDOUT (Port0 Output Mode Register)**

P0MDOUT SFR address is 0xA4 and upon reset has a value 0x00.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-0 | P0MDOUT.[7:0] | *Port0 Output Mode Bits.*
| | | 0: Port Pin output mode is configured as Open-Drain.
| | | 1: Port Pin output mode is configured as Push-Pull. |

Table 5.8  P0MDOUT (Port0 Output Mode Register)
**P1 (Port1 Data Register)**

P1 SFR address is 0x90 and upon reset has a value 0xFF.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-0 | P1.[7:0] | *Port1 Output Latch Bits.*  
(Write - Output appears on I/O pins per XBR0, XBR1, XBR2, and XBR3 Registers)  
0: Logic Low Output.  
1: Logic High Output (open if corresponding P1MDOUT.n bit = 0).  
(Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings).  
0: P1.n pin is logic low.  
1: P1.n pin is logic high. |

Table 5.9 P1 (Port1 Data Register)

**P1MDOUT (Port1 Output Mode Register)**

P1MDOUT SFR address is 0xA5 and upon reset has a value 0x00.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-0 | P1MDOUT.[7:0] | *Port1 Output Mode Bits.*  
0: Port Pin output mode is configured as Open-Drain.  
1: Port Pin output mode is configured as Push-Pull. |

Table 5.10 P1MDOUT (Port1 Output Mode Register)

**P1MDIN (Port1 Input Mode Register)**

P1MDIN SFR address is 0xBD and upon reset has a value 0xFF.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-0 | P1MDIN.[7:0] | *Port 1 Input Mode Bits.*  
0: Port Pin is configured in Analog Input mode. The digital input path is disabled (a read from the Port bit will always return '0'). The weak pull-up on the pin is disabled.  
1: Port Pin is configured in Digital Input mode. A read from the Port bit will return the logic level at the Pin. The state of the weak pull-up is determined by the WEAKPUD bit |

Table 5.11 P1MDIN (Port1 Input Mode Register)
P2 (Port2 Data Register)
P2 SFR address is 0xA0 and upon reset has a value 0xFF.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-0 | P0.[7:0] | **Port2 Output Latch Bits.**  
(Write - Output appears on I/O pins per XBR0, XBR1, XBR2, and XBR3 Registers)  
0: Logic Low Output.  
1: Logic High Output (open if corresponding P2MDOUT.n bit = 0).  
(Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings).  
0: P2.n pin is logic low.  
1: P2.n pin is logic high. |

Table 5.12  P2 (Port2 Data Register)

P2MDOUT (Port2 Output Mode Register)
P2MDOUT SFR address is 0xA6 and upon reset has a value 0x00.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-0 | P2MDOUT.[7:0] | **Port2 Output Mode Bits.**  
0: Port Pin output mode is configured as Open-Drain.  
1: Port Pin output mode is configured as Push-Pull. |

Table 5.13  P2MDOUT (Port2 Output Mode Register)
P3 (Port3 Data Register)

P3 SFR address is 0xB0 and upon reset has a value 0xFF.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-0 | P3.[7:0] | Port3 Output Latch Bits.  
(Write - Output appears on I/O pins per XBR0, XBR1, XBR2, and XBR3 Registers)  
0: Logic Low Output.  
1: Logic High Output (open if corresponding P3MDOUT.n bit = 0).  
(Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings).  
0: P3.n pin is logic low.  
1: P3.n pin is logic high. |

Table 5.14  P3 (Port3 Data Register)

P3MDOUT (Port3 Output Mode Register)

P3MDOUT SFR address is 0xA7 and upon reset has a value 0x00.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-0 | P3MDOUT.[7:0] | Port3 Output Mode Bits.  
0: Port Pin output mode is configured as Open-Drain.  
1: Port Pin output mode is configured as Push-Pull. |

Table 5.15  P3MDOUT (Port3 Output Mode Register)
P3IF (Port 3 Interrupt Flag Register)

P3IF SFR address is 0xAD and upon reset has a value 0x00.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>IE7</td>
<td><strong>External Interrupt 7 Pending Flag</strong>&lt;br&gt;0: No falling edge has been detected on P3.7 since this bit was last cleared.&lt;br&gt;1: This flag is set by hardware when a falling edge on P3.7 is detected.</td>
</tr>
<tr>
<td>6</td>
<td>IE6</td>
<td><strong>External Interrupt 6 Pending Flag</strong>&lt;br&gt;0: No falling edge has been detected on P3.6 since this bit was last cleared.&lt;br&gt;1: This flag is set by hardware when a falling edge on P3.6 is detected.</td>
</tr>
<tr>
<td>5-4</td>
<td>-</td>
<td>UNUSED. Read = 00b, Write = don’t care.</td>
</tr>
<tr>
<td>3</td>
<td>IE7CF</td>
<td><strong>External Interrupt 7 Edge Configuration</strong>&lt;br&gt;0: External Interrupt 7 triggered by a falling edge on the IE7 input.&lt;br&gt;1: External Interrupt 7 triggered by a rising edge on the IE7 input.</td>
</tr>
<tr>
<td>2</td>
<td>IE6CF</td>
<td><strong>External Interrupt 6 Edge Configuration</strong>&lt;br&gt;0: External Interrupt 6 triggered by a falling edge on the IE6 input.&lt;br&gt;1: External Interrupt 6 triggered by a rising edge on the IE6 input.</td>
</tr>
<tr>
<td>1-0</td>
<td>-</td>
<td>UNUSED. Read = 00b, Write = don’t care.</td>
</tr>
</tbody>
</table>

Table 5.16  P3IF (Port 3 Interrupt Flag Register)

5.6 Ports 4 through 7

All Port pins on Ports 4 through 7 can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers, a set of SFRs which are byte-addressable.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not.
The SFRs associated with Ports 7 to 4 are P74OUT and the individual Port Data registers, P4, P5, P6 and P7. These SFRs are described next.

**P74OUT (Ports 7-4 Output Mode Register)**

P74OUT SFR address is 0xB5 and upon reset has a value 0x00.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | P7H    | *Port7 Output Mode High Nibble Bit.*  
0: P7.[7:4] configured as Open-Drain.  
| 6   | P7L    | *Port7 Output Mode Low Nibble Bit.*  
0: P7.[3:0] configured as Open-Drain.  
1: P7.[3:0] configured as Push-Pull. |
| 5   | P6H    | *Port6 Output Mode High Nibble Bit.*  
0: P6.[7:4] configured as Open-Drain.  
| 4   | P6L    | *Port6 Output Mode Low Nibble Bit.*  
0: P6.[3:0] configured as Open-Drain.  
1: P6.[3:0] configured as Push-Pull. |
| 3   | P5H    | *Port5 Output Mode High Nibble Bit.*  
0: P5.[7:4] configured as Open-Drain.  
| 2   | P5L    | *Port5 Output Mode Low Nibble Bit.*  
0: P5.[3:0] configured as Open-Drain.  
1: P5.[3:0] configured as Push-Pull. |
| 1   | P4H    | *Port4 Output Mode High Nibble Bit.*  
0: P4.[7:4] configured as Open-Drain.  
| 0   | P4L    | *Port4 Output Mode Low Nibble Bit.*  
0: P4.[3:0] configured as Open-Drain.  
1: P4.[3:0] configured as Push-Pull. |

Table 5.17  P74OUT (Port 7-4 Output Mode Register)
Px (Ports x Data Register)

x is 4 to 7. P4, P5, P6 and P7 SFR addresses are 0x84, 0x85, 0x86 and 0x96 respectively and upon reset have a value 0xFF.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-0</td>
<td>Px.[7:0]</td>
<td><em>Portx Output Latch Bits.</em>&lt;br&gt;<strong>Write</strong> - Output appears on I/O pins.&lt;br&gt;0: Logic Low Output.&lt;br&gt;1: Logic High Output (Open-Drain if corresponding P74OUT bit = 0).&lt;br&gt;<strong>Read</strong> - Returns states of I/O pins.&lt;br&gt;0: Px.n pin is logic low.&lt;br&gt;1: Px.n pin is logic high.</td>
</tr>
</tbody>
</table>

Table 5.18 Px (Port x Data Register)
# C8051F020 C Programming

## 6.0 Introduction

110

## 6.1 Register Definitions, Initialization and Startup Code

110

Basic C program structure

## 6.2 Programming Memory Models

111

Overriding the default memory model, Bit-valued data, Special Function Registers, Locating Variables at absolute addresses

## 6.3 C Language Control Structures

115

Relational Operators, Logical Operators, Bitwise Logical Operators, Compound Operators, Making Choices (if..else, switch..case), Repetition (for loop, while loop), Waiting for Events, Early Exits

## 6.4 Functions

122

Standard functions - Initializing System Clock, Memory Model Used for a Function

## 6.5 Interrupt Functions

123

Timer 3 Interrupt Service Routine, Disabling Interrupts before Initialization, Timer 3 Interrupt Initialization, Register Banks

## 6.6 Reentrant Functions

127

## 6.7 Pointers

127

A Generic Pointer in Keil™ C, Memory Specific Pointers

## 6.8 Summary of Data Types

129

## 6.9 Tutorial Questions

130
6.0 Introduction

This chapter introduces the Keil™ C compiler for the Silicon Labs C8051F020 board. We assume some familiarity with the C programming language to the level covered by most introductory courses in the C language.

Experienced C programmers, who have little experience with the C8051F020 architecture, should become familiar with the system. The differences in programming the C8051F020 in C, compared to a standard C program, are almost all related to architectural issues. These explanations will have little meaning to those without an understanding of the C8051F020 chip.

The Keil™ C compiler provided with the C8051F020 board does not come with a floating point library and so the floating point variables and functions should not be used. However if you require floating point variables, a full license for the Keil™ C compiler can be purchased.

6.1 Register Definitions, Initialization and Startup Code

C is a high level programming language that is portable across many hardware architectures. This means that architecture specific features such as register definitions, initialization and startup code must be made available to your program via the use of libraries and include files.

For the 8051 chip you need to include the file reg51.h or using the C8051F020-TB development board include the file c8051f020.h:

```
#include <reg51.h>
```

Or

```
#include <c8051f020.h>
```

These files contain all the definitions of the C8051F020 registers. The standard initialization and startup procedures for the C8051F020 are contained in startup.a51. This file is included in your project and will be assembled together with the compiled output of your C program. For custom applications, this startup file might need modification.
Basic C program structure

The following is the basic C program structure; all the programs you will write will have this basic structure.

```c
#include <c8051f020.h> // SFR declarations

void main (void)
{
    // disable watchdog timer
    WDTCN = 0xde;
    WDTCN = 0xad;

    while(1);   // Stops program terminating and
                // restarting
}
```

Note: All variables must be declared at the start of a code block. You cannot declare variables amongst the program statements.

You can test this program in the Silicon Labs IDE (Integrated Development Environment). You won't see anything happening on the C8051F020 development board, but you can step through the program using the debugger.

6.2 Programming Memory Models

The C8051F020 processor has 128 Bytes of directly addressable internal memory and up to 64 Kbytes of externally addressable space. The Keil™ C compiler has two main C programming memory models, SMALL and LARGE which are related to these two types of memory. In the SMALL memory model the default storage location is the 128 Bytes of internal memory while in the LARGE memory model the default storage location is the externally addressed memory.
The default memory model required is selected using the **pragma compiler control directive**:

```c
#pragma small
int X;
```

Any variable declared in this file (such as the variable `X` above) will be stored in the internal memory of the C8051F020.

The choice of which memory model to use depends on the program, the anticipated stack size and the size of data. If the stack and the data cannot fit in the 128 Bytes of internal memory then the default memory model should be LARGE, otherwise SMALL should be used.

Yet another memory model is the COMPACT memory model. This memory model is not discussed in this chapter. More information on the compact model can be found in the document *Cx51 Compiler User's Guide for Keil™ Software*.

You can test the different memory models with the Silicon Labs IDE connected to the C8051F020-TB development board. Look at the symbol view after downloading your program and see in which memory addresses the compiler has stored your variables.

**Overriding the default memory model**

The default memory model can be overridden with the use of Keil™ C programming language extensions that tell the compiler to place the variables in another location. The two main available language extensions are **data** and **xdata**:

```c
int data X;
char data Initial;
int xdata Y;
char xdata SInitial;
```

The integer variable `X` and character variable `Initial` are stored in the first 128 bytes of internal memory while the integer variable `Y` and character variable `SInitial` are stored in the external memory overriding any default memory model.
Constant variables can be stored in the read-only code section of the C8051F020 using the `code` language extension:

```c
const char code CR=0xDE;
```

In general, access to the internal memory is the fastest, so frequently used data should be stored here while less frequently used data should be stored on the external memory.

The memory storage related language extensions, `bdata`, and associated data types `bit`, `sbit`, `sfr` and `sfr16` will be discussed in the following sections. Additional memory storage language extensions including, `pdata` and `idata`, are not discussed in this chapter; refer to the document *Cx51 Compiler User’s Guide for Keil™ Software* for information on this.

### Bit-valued Data

Bit-valued data and bit-addressable data must be stored in the bit-addressable memory space on the C8051F020 (0x20 to 0x2F). This means that bit-valued data and bit-addressable data must be labeled as such using the `bit`, `sbit` and `bdata`.

Bit-addressable data must be identified with the `bdata` language extension:

```c
int bdata X;
```

The integer variable X declared above is bit-addressable.

Any bit valued data must be given the `bit` data type, this is not a standard C data type:

```c
bit flag;
```

The bit-valued data `flag` is declared as above.

The `sbit` data type is used to declare variables that access a particular bit field of a previously declared bit-addressable variable.
X7flag declared above is a variable that references bit 7 of the integer variable X.

You cannot declare a bit pointer or an array of bits.

The bit valued data segment is 16 bytes or 128 bits in size, so this limits the amount of bit-valued data that a program can use.

**Special Function Registers**

As can be seen in the include files `c8051f020.h` or `reg51.h`, the special function registers are declared as a `sfr` data type in Keil™ C. The value in the declaration specifies the memory location of the register:

```c
/* BYTE Register */
sfr P0   = 0x80;
sfr P1   = 0x90;
```

Extensions of the 8051 often have the low byte of a 16 bit register preceding the high byte. In this scenario it is possible to declare a 16 bit special function register, `sfr16`, giving the address of the low byte:

```c
sfr16 TMR3RL = 0x92;  // Timer3 reload value
sfr16 TMR3   = 0x94;  // Timer3 counter
```

The memory location of the register used in the declaration must be a constant rather than a variable or expression.
Locating Variables at absolute addresses

Variables can be located at a specific memory location using the _at_ language extension:

```c
int X _at_ 0x40;
```

The above statement locates the integer X at the memory location 0x40.

The _at_ language extension cannot be used to locate bit addressable data.

6.3 C Language Control Structures

C language is a structured programming language that provides sequence, selection and repetition language constructs to control the flow of a program.

The sequence in which the program statements execute is one after another within a code block. Selection of different code blocks is determined by evaluating if and else if statements (as well as switch-case statements) while repetition is determined by the evaluation of for loop or while loop constructs.

Relational Operators

Relational operators compare data and the outcome is either True or False. The if statements, for loops and while loops can make use of C relational operators. These are summarized in Table 6.1.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>==</td>
<td>Equal to</td>
</tr>
<tr>
<td>!=</td>
<td>Not Equal to</td>
</tr>
<tr>
<td>&lt;</td>
<td>Less than</td>
</tr>
<tr>
<td>&gt;</td>
<td>Greater than</td>
</tr>
<tr>
<td>&lt;=</td>
<td>Less than or equal to</td>
</tr>
<tr>
<td>&gt;=</td>
<td>Greater than or equal to</td>
</tr>
</tbody>
</table>

Table 6.1 Relational Operators
Logical Operators

Logical operators operate on Boolean data (True and False) and the outcome is also Boolean. The logical operators are summarized in Table 6.2.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&amp;&amp;</td>
<td>Logical AND</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>!</td>
<td>Logical NOT</td>
</tr>
</tbody>
</table>

Table 6.2 Logical Operators

Bitwise Logical Operators

As well as the Logical operators that operate on integer or character data, the C language also has bitwise logical operators. These are summarized in Table 6.3.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&amp;</td>
<td>Bitwise AND</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>~</td>
<td>Bitwise NOT</td>
</tr>
<tr>
<td>^</td>
<td>Bitwise XOR</td>
</tr>
</tbody>
</table>

Table 6.3 Bit valued logical operators

Bitwise logical operators operate on each bit of the variables individually.

Example:

```
X = 0x40 | 0x21;
```

The above statement will assign the value 0x61 to the variable X.

```
0x40     0100 0000
0x21     0010 0001 bitwise logical OR
```

```
0x61     0110 0001
```
**Compound Operators**

C language provides short cut bitwise operators acting on a single variable similar to the +=, -=, /= and *= operators. These are summarized in Tables 6.4 and 6.5.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
<th>Example</th>
<th>Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>+=</td>
<td>Add to variable</td>
<td>X += 2</td>
<td>X=X + 2</td>
</tr>
<tr>
<td>-=</td>
<td>Subtract from variable</td>
<td>X -= 1</td>
<td>X=X - 1</td>
</tr>
<tr>
<td>/=</td>
<td>Divide variable</td>
<td>X /= 2</td>
<td>X=X / 2</td>
</tr>
<tr>
<td>*=</td>
<td>Multiply variable</td>
<td>X *= 4</td>
<td>X=X * 4</td>
</tr>
</tbody>
</table>

Table 6.4 Compound Arithmetic Operators

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
<th>Example</th>
<th>Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>&amp;=</td>
<td>Bitwise And with variable</td>
<td>X &amp;= 0x00FF</td>
<td>X=X &amp; 0x00FF</td>
</tr>
<tr>
<td></td>
<td>=</td>
<td>Bitwise Or with variable</td>
<td>X</td>
</tr>
<tr>
<td>^=</td>
<td>Bitwise XOR with variable</td>
<td>X ^= 0x07A0</td>
<td>X=X</td>
</tr>
</tbody>
</table>

Table 6.5 Compound Bitwise Operators

**Example: Initializing Crossbar and GPIO ports**

We can initialize the crossbar and GPIO ports using the C bitwise operators.

```c
//-- Configures the Crossbar and GPIO ports
XBR2 = 0x40;    //-- Enable Crossbar and weak
//   pull-ups (globally)
P1MDOUT |= 0x40;    //-- Enable P1.6 (LED) as push–pull output
```
Making Choices

Choices are made in the C language using an `if else` statement.

```c
if (x > 10)
    { y=y+1; }
else
    { y=y-1; }
```

When the `Condition` is evaluated as True the first block is executed and if the `Condition` evaluates as being False the second block is executed.

More conditions can be created using a sequence of `if` and `else if` statements.

```c
if (x > 10)
    { y=y+1; }
else if (x > 0)
    { y=y-1; }
else
    { y=y-2; }
```

In some situations, when there is a list of integer or character choices a `switch-case` statement can be used.
switch (x)
{
    case 5:
        y=y+2; break;
    case 4: case 3:
        y=y+1; break;
    case 2: case 1:
        y=y-1; break;
    default:
        y=y-2; break;
}

When the variable \( x \) in the switch statement matches one of the case statements, that block is executed. Only when the break statement is reached does the flow of control break out of the switch statement. The default block is executed when there are no matches with any of the case statements.

If the break statements are missing from the switch-case statement then the flow will continue within the switch-case block until a break statement or the end of the switch-case block is reached.

**Repetition**

Numeric repetition of a code block for a fixed set of times is achieved using a for loop construct.

```c
int i;
int sum=0;
for( i = 0; i<10; i++)
{
    sum = sum + i;
}
```
When the looping required is not determined by a fixed number of counts but more complex conditions we normally use the `while` loop construct to control the process.

The `while` loop repeats the loop while the condition specified is true.
Waiting for Events

We can use a `while` loop to wait for the crystal oscillator valid flag to be set.

```c
//-- wait till XTLVLD pin is set
while ( !(OSCXCN & 0x80) );
```

Early Exits

When executing a code block or a loop, sometimes it is necessary to exit the current code block. The C language provides several mechanisms to do this.

The `break` statement will move the flow of control outside the end of the current loop.

```c
int i;
int sum=0;
for( i = 0; i<10; i++)
{
    sum = sum + i;
    if (sum > 25) break;
}
```

The `continue` statement skips the remaining code in the current loop, but continues from the start of the code block of the loop (after incrementing and checking that the loop should not terminate)

```c
int i;
int sum=0;
for( i = 0; i<10; i++)
{
    if (i == 5) continue;
    sum = sum + i;
}
```
6.4 Functions

Functions in C are declared using the return data type, the data type of the parameters and the body of the function.

```c
Unsigned long square (int x)
{
    return x*x;
}
```

Standard functions in Keil™ C are not re-entrant and so should not be called recursively. This is the case as parameters and local variables are stored in a standard location for all calls to a particular function. This means that recursive calls will corrupt the data passed as arguments to the function as well as the local variables.

A stack, starting straight after the last data stored in internal memory is used to keep track of function calls, but only the return address is stored on the stack, so conserving space. You can see the operation of the stack in the Silicon Labs IDE.

Test the functions using the Silicon Labs IDE connected to the c8051f020 development board. You will notice that sometimes the compiler optimizations will result in some variables sharing the same memory address!

Standard Function - Initializing System Clock

We can write a C function to initialize the system clock.
### Memory Model Used for a Function

The memory model used for a function can override the default memory model with the use of the `small`, `compact` or `large` keywords.

```c
int square (int x) large
{
    return x*x;
}
```

### 6.5 Interrupt Functions

The basic 8051 has 5 possible interrupts which are listed in Table 6.6.
### Table 6.6 8051 Interrupts

<table>
<thead>
<tr>
<th>Interrupt No.</th>
<th>Description</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>External INT 0</td>
<td>0x0003</td>
</tr>
<tr>
<td>1</td>
<td>Timer/Counter 0</td>
<td>0x000B</td>
</tr>
<tr>
<td>2</td>
<td>External INT 1</td>
<td>0x0013</td>
</tr>
<tr>
<td>3</td>
<td>Timer/Counter 1</td>
<td>0x001B</td>
</tr>
<tr>
<td>4</td>
<td>Serial Port</td>
<td>0x0023</td>
</tr>
</tbody>
</table>

The Cx51 has extended these to 32 interrupts to handle additional interrupts provided by manufacturers. The 22 interrupts implemented in Silicon Labs C8051F020 are discussed in detail in Chapter 11.

An interrupt function is declared using the `interrupt` key word followed by the required interrupt number.

```c
int count;

void timer1_ISR (void) interrupt 3
{
    count++;
}
```

Interrupt functions must not take any parameters and not return any parameters. Interrupt functions will be called automatically when the interrupt is generated; they should not be called in normal program code, this will generate a compiler error.

**Timer 3 Interrupt Service Routine**

We can write a timer 3 Interrupt service routine that changes the state of an LED depending on whether a switch is pressed-
/-- This routine changes the state of the LED
// whenever Timer3 overflows.

void Timer3_ISR (void) interrupt 14
{
  unsigned char P3_input;
  TMR3CN &= ~(0x80);     //-- clear TF3

  P3_input = ~P3;
  if (P3_input & 0x80)  //-- if bit 7 is set,
  {         //  then switch is pressed
    LED_count++;
    if ( (LED_count % 10) == 0)
    {                  //-- do every 10th count
      LED = ~LED;      //-- change state of LED
      LED_count = 0;
    }
  }
}

Disabling Interrupts before Initialization

Before using interrupts (such as the timer interrupts) they should be
initialized. Before initialization interrupts should be disabled so that there
is no chance that the interrupt service routine is called before
initialization is complete.

EA = 0;       //-- disable global interrupts

When initialization has been completed the interrupts can be enabled.

EA = 1;       //-- enable global interrupts
Timer 3 Interrupt Initialization

We can put the timer 3 initialization statements within a C function

```c
void Init_Timer3 (unsigned int counts)
{
    TMR3CN = 0x00;  // Stop Timer3; Clear TF3;
    // use SYSCLK/12 as timebase
    TMR3RL  = -counts;  // Init reload values
    TMR3    = 0xffff;  // set to reload immediately
    EIE2   |= 0x01;    // enable Timer3 interrupts
    TMR3CN |= 0x04;    // start Timer3 by setting
                     // TR3 (TMR3CN.2) to 1
}
```

Register Banks

Normally a function uses the default set of registers. However there are 4 sets of registers available in the C8051F020. The register bank that is currently in use can be changed for a particular function via the using Keil™ C language extension.

```c
int count;

void timer1 (void) interrupt 3 using 1
{
    count++;
}
```

The register bank specified by the using statement ranges from 0 to 3. The register bank can be specified for normal functions, but are more appropriate for interrupt functions. When no register bank is specified in an interrupt function the state of the registers must be stored on the stack before the interrupt service routine is called. If a new register bank is specified then only the old register bank number needs to be copied to the stack significantly improving the speed of the interrupt service routine.
6.6 Reentrant Functions

Normal Keil™ C functions are not re-entrant. A function must be declared as re-entrant to be able to be called recursively or to be called simultaneously by two or more processes. This capability is often required in real-time applications or in situations when interrupt code and non-interrupt code need to share a function.

```c
int fact (int X) reentrant
{
    if (X==1) { return 1; }
    else { return X*fact(X-1); }
}
```

A re-entrant function stores the local variables and parameters on a simulated stack. The default position of the simulated stack is at the end of internal memory (0xFF). The starting positions of the simulated stack are initialized in `startup.a51` file.

The simulated stack makes use of indirect addressing; this means that when you use the debugger and watch the values of the variables they will contain the address of the memory location where the variables are stored. You can view the internal RAM (address 0xff and below) to see the parameters and local variable placed on the simulated stack.

6.7 Pointers

Pointers in C are a data type that stores the memory addresses. In standard C the data type of the variable stored at that memory address must also be declared:

```c
int * X;
```

### A Generic Pointer in Keil™ C

Since there are different types of memory on the C8051F020 processor there are different types of pointers. These are *generic pointers* and *memory specific pointers*. In standard C language we need to declare the correct data type that the pointer points to. In Keil™ C we also need to be mindful of which memory model we are pointing to when we are using memory-specific pointers. Generic pointers remove this restriction,
but are less efficient as the compiler needs to store what memory model is being pointed to. This means that a generic pointer takes 3 bytes of storage - 1 byte to store the type of memory model that is pointed to and two bytes to store the address.

```c
int * Y;
char * ls;
long * ptr;
```

You may also explicitly specify the memory location that the generic pointer is stored in, to override the default memory model.

```c
int xdata * Y;
char idata * ls;
long data * ptr;
```

**Memory Specific Pointers**

A memory specific pointer points to a specific type of memory. This type of pointer is efficient as the compiler does not need to store the type of memory that is being pointed to. The data type of the variable stored at the memory location must be specified.

```c
int xdata * Y;
char data * ls;
long idata * ptr;
```

You may also specify the memory location that the memory-specific pointer is stored in, to override the default memory model.

```c
int data * xdata Y;
char xdata * idata ls;
long idata * data ptr;
```
### 6.8 Summary of Data Types

In Table 6.7, we have summarized the Data Types that are available in the Cx51 compiler. The size of the data variable and the value range is also given.

<table>
<thead>
<tr>
<th>Data Type</th>
<th>Bits</th>
<th>Bytes</th>
<th>Value Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit</td>
<td>1</td>
<td>-</td>
<td>0 to 1</td>
</tr>
<tr>
<td>signed char</td>
<td>8</td>
<td>1</td>
<td>-128 to +127</td>
</tr>
<tr>
<td>unsigned char</td>
<td>8</td>
<td>1</td>
<td>0 to 255</td>
</tr>
<tr>
<td>enum</td>
<td>8/16</td>
<td>1 or 2</td>
<td>-128 to +127 or -32768 to +32767</td>
</tr>
<tr>
<td>signed short</td>
<td>16</td>
<td>2</td>
<td>-32768 to +32767</td>
</tr>
<tr>
<td>unsigned short</td>
<td>16</td>
<td>2</td>
<td>0 to 65535</td>
</tr>
<tr>
<td>signed int</td>
<td>16</td>
<td>2</td>
<td>-32768 to +32767</td>
</tr>
<tr>
<td>unsigned int</td>
<td>16</td>
<td>2</td>
<td>0 to 65535</td>
</tr>
<tr>
<td>signed long</td>
<td>32</td>
<td>4</td>
<td>-2147483648 to 2147483647</td>
</tr>
<tr>
<td>unsigned long</td>
<td>32</td>
<td>4</td>
<td>0 to 4294967295</td>
</tr>
<tr>
<td>float</td>
<td>32</td>
<td>4</td>
<td>±1.175494E-38 to ±3.402823E+38</td>
</tr>
<tr>
<td>sbit</td>
<td>1</td>
<td>-</td>
<td>0 to 1</td>
</tr>
<tr>
<td>sfr</td>
<td>8</td>
<td>1</td>
<td>0 to 255</td>
</tr>
<tr>
<td>sfr16</td>
<td>16</td>
<td>2</td>
<td>0 to 65535</td>
</tr>
</tbody>
</table>

Table 6.7 Data Types
7

Expansion Board for C8051F020 Target Board

7.0 Introduction 132
   Expansion Board Block Diagram

7.1 Starting a Project 134
7.2 Blinking Using Software Delays 135
   Watchdog Timer, Configuring the Crossbar, Port
   Configuration, Software Delays, The main() Routine

7.3 Blinking Using a Timer 138
   Polling Timer 3, Timer 3 Interrupts, Interrupts in General,
   Changing the Clock Speed

7.4 Programming the LCD 142
   LCD Controller – Overall Structure, Pin Definitions,
   Instructions, Initialization Requirements, LCD Software,
   Synchronization – the Busy Bit, 8-Bit Initialization Sequence,
   LCD Integration

7.5 Reading Analog Signals 151
   Initialization, Interrupt Service Routines, The Main Code

7.6 Expansion Board Pictures 153
7.7 Circuit Diagram of the Expansion Board 154
7.8 Expansion Board Physical Component Layout 155
7.0 Introduction

The Silicon Labs C8051F020 evaluation board has pin header connections for all 8 ports so it is not difficult to attach additional devices. Nevertheless it is much more convenient and robust to mount switches and displays on a printed circuit board, which can then connect using the DIN96 connector – which also has all the ports available. The board we have developed uses the upper four ports which leave the lower, more versatile, ports available for other uses.

This chapter will explain the expansion board and provide a number of example programs which are designed to help learning to program the Silicon Labs C8051F020. Some of these will require the expansion board (or similar hardware) while others only use the Silicon Labs C8051F020 Evaluation board itself.

Expansion Board Block Diagram

The various sub-sections of the expansion board are explained next.
Liquid Crystal Display

The LCD provided on the expansion board is a 2 lines x 16 characters display module built around the Hitachi HD44780 micro-controller. The LCD has a parallel interface and thus very convenient for connection to the digital I/O port of C8051F020. The 8 data lines of the LCD are connected to Port 6 and the control lines to the lower half of Port 7 (P7.0, P7.1 and P7.2).

The LCD greatly enhances the versatility of the expansion board since a convenient means of displaying program output is now at the disposal of the user. Further details of the LCD and how to program it are given in section 7.4.

LEDs

The Silicon Labs development board has only one LED, connected to P1.6. In most applications, several more LEDs are required, often to depict port status and program diagnostics. Thus four additional LEDs are provided on the board, connected to the upper half of Port 5 (P5.4 – P5.7).

Pushbutton Switches

Pushbuttons and toggle switches are required in any micro-processor development system for generating digital input signals. The Silicon Labs development board has only one pushbutton, connected to P3.7. 4 additional pushbuttons are provided on the expansion board; these are connected to the lower half of Port 5 (P5.0 to P5.3).

Toggle Switches

To further increase the capabilities of the expansion board to provide digital inputs, there are 8 toggle switches on it. These are in the form of DIP (Dual-In-Line package) micro-switches connected to Port 4.

Potentiometer

The potentiometer allows the ADC to be used with no danger of the input exceeding the maximum rated voltage. By altering a jumper pin (JP1), the board can be configured to use the potentiometer to change the contrast of the LCD display.
Temperature Sensor

Either a thermistor or a three-terminal temperature sensor (e.g. LM335) can be used. The pull up resistor should be changed to suit the device.

LCD Contrast

JP1 selects the source of the contrast voltage for the LCD, which is either the 10k trim pot (VR2) or the DAC1 output. Using the latter allows software control of the LCD contrast.

Test Points

The four analog signals on the board are all available on test points which allow an oscilloscope to be easily connected. Analog and digital grounds, and the 3.3 V supply, are also provided.

Power Supply

A very small current is drawn from the 3.3 V supply of the development board for biasing the potentiometer and temperature sensor. The LCD operates from +5 V generated using a 5 V regulator chip which runs off the unregulated supply on the Silicon Labs C8051F020 board. This can be grounded with a push button switch (via a current limiting resistor) so that the LCD can be reset. The LCD requires about 1.5 mA which increases to 8 mA when the switch is pressed.

7.1 Starting A Project

In common with many Windows based software development environments, the Silicon Labs Integrated Development Environment (IDE) uses a project file to specify the actions to be performed on the set of files it is currently working with. With a simple project there will only be a single file involved but larger projects quickly expand to a number of .c source files and perhaps assembly files too. The project file stores other information too, including the state of the IDE desktop.

A sensible approach is to start with an empty directory for a new project. Using the menus: Project/New Project followed by Project/Save Project As and navigating to your new directory results in a workspace file (.wsp). Similarly, create a new .c file and save it as well.

At this point you have a .wsp and a .c file in your directory, but the .c file is not actually part of the project. Project/Add Files to Project will allow you to add the file to the project.
You can now proceed to write your program. It can be compiled with F7, downloaded with Alt-D, and run with F5. To combine the compile and download steps go to Project/Target Build Configuration and check the Enable automatic download/connect after build check box.

### 7.2 Blinking Using Software Delays

To come to grips with programming a new microcontroller it is best to get something working – the simpler the better. A good place to start is blinking a LED. Using software delays, rather than an interrupt, is the simplest approach, although it is generally a poor practice. The program to do this is trivial but there are overheads involved in configuring the Silicon Labs C8051F020 which must be understood.

The program shown in Figure 7.2 defines the pins which will be used within your program. Here two variables are declared, one called `LED_16` and the other `butt_37`. `LED_16` is pin 6 of port 1 while `butt_37` is pin 7 of port 3.

In a real program you should use names which relate to the function of the devices. For example `butt_run` (run button) and `LED_toocold` (LED to indicate temperature status) might be appropriate for a particular application.

```c
sbit LED_16 = P1^6;             // green LED: 1 = ON; 0 = OFF
sbit butt_37 = P3^7;             // on-board push button:
                                 // 0 = pressed, 1 = not pressed
```

Figure 7.2 Defining I/O Pins

The Silicon Labs C8051F020 has many internal registers which control how it operates. These must be configured at run time – by a program as it executes. Although this could be performed by a block of code at the start of `main()` it is clearer to use a separate function – here, in Figure 7.3, called `init()`.

### Watchdog Timer

The watchdog timer (WDT) is enabled by default at system start-up. Its purpose is to reset the microcontroller, should the running program lose control – perhaps by entering an infinite loop. The first two lines of `init()`
function disable the WDT, which avoids the overhead of regularly resetting it.

```c
void init(void)
{
    WDTCN = 0xDE;         // Watchdog Timer Ctrl Register
    WDTCN = 0xAD;         // Disable watch dog timer
    //---- Configure the XBRn Registers
    XBR0 = 0x00;          //
    XBR1 = 0x00;          // Enable the crossbar,
    XBR2 = 0x40;          // weak pullups enabled

    //---- Port configuration (1 = Push Pull Output)
    P0MDOUT = 0x00;       // Output configuration for P0
    P1MDOUT = 0x40;       // Output configuration for P1,
                         // LED_16 is push pull
    P2MDOUT = 0x00;       // Output configuration for P2
    P3MDOUT = 0x00;       // Output configuration for P3
    P74OUT  = 0x48;       // Output configuration for P4-7
                         // (P7[0..3] push pull)
    P5 |= 0x0F;          // P5[3:0] Open Drain used as input
    P4 = 0xFF;           // P4 Open Drain used as input
}
```

Figure 7.3 Initializing Internal Registers

To disable the WDT, two writes are needed to the watch dog timer control register (WDTCN). These must occur within 4 clock cycles of each other so interrupts should not be enabled at the time.

**Configuring the Crossbar**

The crossbar is controlled by three registers - XBR0, XBR1 and XBR2. It is rather complex to setup the crossbar and a good approach is to use the Silicon Labs’ Configuration Utility software to select the mapping you require. In this example the only bit which needs to be set is in XBR2 called XBARE – Cross Bar Enable. If the crossbar is not enabled, all the port pins remain as inputs only so an LED cannot be driven.

**Port Configuration**

With the crossbar enabled, the port pins will pull high via the internal resistors, allowing the pin to source a few µA, when a logic 1 is written to the pin. Internal transistors will pull the pin low in response to a logic 0 allowing it to sink up to 50 mA. The LED on P1.6 and the four LEDs on the expansion board must be driven high to illuminate and so the port pins that drive them need to be configured in push-pull output mode. They can then easily source the required 10 mA for the LED. The output
mode of each of the pins of the lower four ports (P0 to P3) is individually configurable while with the upper ports (P4 to P7) they are set in groups of four pins.

A good programming practice is to configure only those pins that are actually needed is.

**Software Delays**

Because the MCU operates very fast it is necessary to slow it down if a blinking LED is to be observed. The program in Figure 7.4 shows three functions which provide different amount of delays when called in a program. `huge_delay()` calls `large_delay()` which in turn calls `small_delay()`. Each has a loop which counts down. Calling `small_delay(10)` will give a delay of about 40 µs while `huge_delay(10)` will take about 2.3 s. Of course, if the clock is different from 2.0 MHz the delays will be different too.

While software delays can be quite accurate, if calibrated, it is difficult to do so and they lose any time taken by interrupts. They also tie up the processor while running, so other tasks such as reading the keyboard are ignored.

```c
void small_delay(char d)
{
    while (d--);
}

void large_delay(char d)
{
    while (d--)
        small_delay(255);
}

void huge_delay(char d)
{
    while (d--)
        large_delay(255);
}
```

*Figure 7.4 The software delay routines*
The main() Routine

Whereas many C programs run for a time and then exit, a program in a microcontroller normally runs forever. This can be seen in Figure 7.5 where main() has a while loop that runs for ever (remember that 1 is Boolean true, 0 is false).

Toggling the LED depends on the status of the push button connected to port pin P3.7. The push button is read and, when pressed, the LED is continuously illuminated. There is a second read operation which is less obvious. The port pin 1.6, which drives the LED, is first read. The read data is then inverted, and finally written back to P1.6; so it is storing the status of the LED, as well as driving it.

```c
void main(void)
{
    init();
    while (1)
    {
        large_delay(200);       // approx. 180ms delay
        if (butt_37)    // push button not pressed
            LED_16 = !LED_16;    // toggle LED
        else    // push button pressed
            LED_16 = 1;        // LED continuously illuminated
    }
}
```

Another point to note is that while the delay is about 180 ms, the LED flashes at about 2.8 Hz. This is because the loop must run twice for the LED to go through one cycle.

7.3 Blinking Using a Timer

Polling Timer 3

The Silicon Labs C8051F020 has 5 timers which run independently of the executing program. It is possible, and sometimes useful, to read them directly. In the next example Timer 3 will free run, reloading itself with zero when it overflows so it divides by the maximum possible – 10000H. The actual reload frequency is 2.54 Hz when the main clock is 2 MHz (2,000,000 / 12 / 65536).

The program shown in Figure 7.6 has the initialization code for the timer which ensures it reloads after <counts> intervals. The main() routine
examines the high byte of Timer 3 and uses a bit mask to determine when the count has passed halfway.

```c
void main(void)
{
    init();
    Timer3_Init(0x0000); // Init Timer3 to divide by 65536

    while (1)
    {
        LED_16 = ((TMR3H & 0x80) == 0x80); // The high bit of
        // TMR3 controls the
        // LED
    }
}

void Timer3_Init(int counts)
{
    TMR3CN = 0x00; // Stop Timer3; Clear TF3;
    // use SYSCLK/12 as timebase
    TMR3RL = -counts; // Init reload values
    TMR3 = 0xffff; // set to reload immediately
    TMR3CN |= 0x04; // start Timer3
}
```

Figure 7.6 Polling Timer 3

**Timer 3 Interrupt**

An interrupt can be generated when Timer 3 overflows. This causes execution to jump to its interrupt service routine (ISR) which has priority 14, and is identified to the compiler by **interrupt 14** (in Figure 7.7). The actual ISR code is only two lines. The timer flag bit is what actually generates the interrupt – it is set when the timer overflows and it is the programmers responsibility to clear it. It is part of the Timer 3 control register and is not bit addressable so an AND operation must be used with a bit mask which has a value 0111 1111b.

**Interrupts in General**

Interrupts can be tricky to use. It is necessary to be very careful when accessing data which is shared between an ISR and another function, say, `main()`. This is because `main()` doesn’t know when it will be interrupted; it could be partway through reading a variable when an ISR is called that changes the same variable. Even though this sequence of events might be very unlikely, after many thousands of interrupts, it WILL
happen. This results in a program which works well almost all the time, but occasionally does something strange. Globally disabling interrupts (by setting the EA bit to zero) before accessing shared data from outside an interrupt will prevent the above corruption.

```c
void main(void)
{
    init();
    Timer3_Init(SYSCLK / 12 / 10); // Init Timer3 to generate
    EA = 1; // interrupts on
    while (1); // main spins forever
}

void Timer3_Init(int counts)
{
    TMR3CN = 0x00; // Stop Timer3; Clear TF3;
    TMR3RL = ~counts; // use SYSCLK/12 as time base
    TMR3 = 0xffff; // set to reload immediately
    EIE2 |= 0x01; // enable Timer3 interrupts
    TMR3CN |= 0x04; // start Timer3
}

void Timer3_ISR(void) interrupt 14
{
    TMR3CN &= ~(0x80); // clear TF3
    LED_16 = ~LED_16; // change state of LED
}
```

Figure 7.7 – Using Timer 3 Interrupt

**Changing the Clock Speed**

Up to this point the Silicon Labs C8051F020 has been running at about 2 MHz, using its internal oscillator. The actual frequency is inaccurate and can be between 1.5 and 2.4 MHz. For accurate timing, a quartz crystal is preferable and the higher speed (22.11845 MHz) is usually an advantage. However, power consumption is greater at higher clock speeds.

Figure 7.8 shows the code required to switch from the internal oscillator to the external crystal. This could happen at any time but it makes sense to do it early, just after switching off the watchdog timer within the `init()` function. The External Oscillator Control Register is configured for a high speed crystal. Then, following a short delay, the bit 7 is polled until it
indicates the crystal has stabilized. Only at that point does the operation
switch to the external oscillator.

| OSCCN = 0x67; | // EXTERNAL Oscillator  |
| Control Register | |
| for (n = 0; n != 255; n++); | // wait for osc to start  |
| while ((OSCCN & 0x80) == 0); | // wait for xtal to stabilize  |
| OSCICN = 0x0C; | // INTERNAL Oscillator  |
| Control Register | |

Figure 7.8 Switching to the crystal oscillator.

There are two things to note in the new Timer 3 ISR shown in Figure 7.9. The first is that with the faster oscillator the LED will flash too fast and appear to be continuously illuminated. To make it flash slow enough to be visible, an additional byte is used within the ISR to divide the blinking rate, in this case, by five. Four out of five times the ISR is exited prematurely; on the fifth the switch statement is executed.

The second feature shows a simple finite state machine. State machines are useful when a sequence of actions or events must be detected or created. In this case the four states loop in numerical order but they can become much more complex in some scenarios.

```c
void Timer3_ISR(void) interrupt 14
{
    static uchar state = 0;
    static uchar ctr = 0;

    TMR3CN &= ~(0x80); // clear TF3
    if (ctr--)
        return;
    ctr = 4; // divide by 5

    switch (state) // state machine
    {
    case 0:
        state = 1;
        P5 = 0x1F; break; // LED 1 on
    case 1:
        state = 2;
        P5 = 0x2F; break; // LED 2 on
    case 2:
        state = 3;
        P5 = 0x4F; break; // LED 3 on
    case 3:
        state = 0;
        P5 = 0x8F; break; // LED 4 on
    default: state = 0; break; // for safety
    }
}
```

Figure 7.9 LED Chaser: State machine in an Interrupt Service Routine
7.4 Programming the LCD

Liquid Crystal Displays (LCDs) are manufactured by many different companies and come in a vast array of shapes and sizes. They range from basic 3 digit 7-segment displays, which are used for numeric indicators, to front panels for consumer products with custom icons, to full graphical displays for portable games.

The module we have used is quite versatile and commonly found in low volume specialized equipment. It is based around the Hitachi HD44780 controller, has a parallel interface, and displays 2 lines of text, with 16 characters on a line. A character cannot appear in any position on the display; it must be in one of the predefined locations. This is what distinguishes a text display from a graphical one.

Each character is formed from a grid of 5 x 8 pixels. These are predefined and are based on the ASCII character set, although 8 additional custom characters can be defined and programmed.

LCD Controller - Overall Structure

The HD44780 is a microcontroller in its own right, albeit a specialized one. It is interfaced via an 8 or 4-bit parallel data bus with an additional 3 control lines. It responds to a dozen different commands and does the complicated job of driving the actual display with no effort from the programmer. Figure 7.10 shows the functional blocks of the LCD used in the expansion board.

![Figure 7.10 LCD Module Functional Blocks](image-url)
Characters to be displayed are stored in Display Data RAM (DDRAM). You will observe in Figure 7.11 that there is far more DDRAM than the characters on the display. This means only part of DDRAM is actually visible while the reminder is off to one side of the display. The visible window can be scrolled to show any part of DDRAM.

![Figure 7.11 2 Line x 16 Character LCD Window](image)

The characters in the first row start at address 00h and the second row starts at 40h. The value in the DDRAM Address Counter is where the next character will be written. It can be set to any address. Normally the module is configured so that subsequent characters go into the next highest location (DDRAM is incremented). This results in writing from left to right on the display. The simplest approach is to leave the display window at 00h.

The Character Generator RAM (CGRAM) holds user defined characters. Programming these is not covered in this text.

**Pin Definitions**

Figure 7.12 shows the pin out of the LCD module. Three pins are used for the power supply, ground and contrast adjustment. HD22780S modules require a +5V supply, however the HD44780U controller can operate on a range of supplies, down to 2.7V. The expansion board includes a 5V regulator so the S variant may be used too.

There are 11 signal lines altogether. These include the 8-bit bidirectional data bus and three control lines which are write-only. They require clean digital signals which would normally be 0 or 5V. However they are tolerant of 3.3V systems.

Be aware that the data bus is bidirectional, so at times the LCD controller will want to drive the pins high or low. A connected microcontroller must not attempt to drive the bus at the same time, except through pull-up
resistors. With an 8051F020 this is done by NOT using push-pull outputs on the LCD data port, globally enabling weak pull-ups, and writing FFH to the data port before attempting to read it.

Many microcontrollers are able to drive their pins much faster than the HD44780 is able to read them. For example, the C8051F020 can toggle a pin in 90 ns when running off its 22 MHz crystal while the HD44780 has minimum pulse requirements of almost 1us. Some sort of delay must be built into your program to ensure your commands reach the LCD.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin Number</th>
<th>Full Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VSS</td>
<td>1</td>
<td>Ground</td>
<td>0V common connection</td>
</tr>
<tr>
<td>VDD</td>
<td>2</td>
<td>Supply Voltage</td>
<td>+5V supply</td>
</tr>
<tr>
<td>VO</td>
<td>3</td>
<td>Contrast</td>
<td>When varied between 0 and VSS changes the optimum viewing angle.</td>
</tr>
</tbody>
</table>
| E      | 6          | Enable             | $\uparrow$ (low to high transaction) The LCD controller reads the state of RS and RW.  
|        |            |                    | Note: to write from the LCD (e.g. the busy bit – see later) E should remain high.  
|        |            |                    | $\downarrow$ (high to low transaction) The LCD controller reads the data bus |
| RS     | 4          | Register Select    | 0: Instruction Register  
|        |            |                    | 1: Data Register                                                        |
| RW     | 5          | Read or Write      | 0: Write to LCD  
|        |            |                    | 1: Read from LCD                                                        |
| D[0..7]| 7 - 14     | 8-bit Data Bus     | To convey instructions or data to the LCD controller                     |
|        | 15,16      | No Connection      |                                                                          |

Figure 7.12 LCD Module Pin Definitions

**Instructions**

Instructions are used for configuring the LCD controller, to pass it data which will be displayed, and to read status information back from it. Figure 7.13 shows the instructions in numerical order.
### Control Data Bits

<table>
<thead>
<tr>
<th>Instruction</th>
<th>E</th>
<th>RS</th>
<th>RW</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>Description</th>
<th>Exec Time (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clear Display</td>
<td>↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Clears entire display. Sets DDRAM address counter to zero.</td>
<td>1520</td>
</tr>
<tr>
<td>Return Home</td>
<td>↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>Sets DDRAM address counter to zero and returns display to original position if shifted.</td>
<td>1520</td>
</tr>
<tr>
<td>Entry Mode SET</td>
<td>↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>I/D</td>
<td>S</td>
<td>Sets how cursor and display will move when data is written. I/D=1: Increment, ID=0: Decrement S=1: shift display</td>
<td>37</td>
</tr>
<tr>
<td>Display On/Off Control</td>
<td>↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>D</td>
<td>C</td>
<td>B</td>
<td>Controls visibility of display, cursor and blinking feature. D=1: display on, C=1: cursor on, B=1: cursor character blinks</td>
</tr>
<tr>
<td>Cursor or Display Shift</td>
<td>↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>S/C</td>
<td>R/L</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Moves cursor or shifts display. S/C=1, display shift, S/C=0, cursor move R/L=1, right shift, R/L=0, left shift</td>
<td>37</td>
</tr>
<tr>
<td>Function Set</td>
<td>↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>DL</td>
<td>N</td>
<td>F</td>
<td>-</td>
<td>-</td>
<td>Interface data length (DL=1:8 bits, DL=0: 4 bits) Number of display lines (N=1:2 lines, N=0,1:line) Character Font (F=1:5x10 dots, F=0,5x8 dots)</td>
<td>37</td>
</tr>
<tr>
<td>Set CGRAM Address</td>
<td>↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>b[5..0] Address</td>
<td>Character Generator RAM address. CGRAM data is sent and received following this command</td>
<td>37</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Set DDRAM Address</td>
<td>↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>b[6..0] Address</td>
<td>Display Data RAM address. DDRAM data is sent and received following this command</td>
<td>37</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read Busy Flag &amp; Address</td>
<td>↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>BF</td>
<td></td>
<td>1</td>
<td>-</td>
<td>BF=1 indicates internal operation still being performed. Also returns address counter contents (CG or DD RAM, depending on what was last accessed)</td>
<td>37</td>
</tr>
<tr>
<td>Write to RAM</td>
<td>↑</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>b[7..0] write data</td>
<td>Writes data to CG or DD RAM</td>
<td>37</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read from RAM</td>
<td>↑</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>b[7..0] read data</td>
<td>Reads data from CG or DD RAM</td>
<td>37</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Figure 7.13 Hitachi HD44780 Instruction Set*

Instructions are conveyed to the LCD controller by setting RS and RW as listed and setting E high then low. The data is clocked into the controller on the falling edge (↓).

## Initialization Requirements

When the power is first applied to a HD44780 based module it will self initialize provided the power supply rises at the correct rate. Interestingly the default wakeup state has the display off! With a normal power supply,
the internal reset cannot be relied on so a series of instructions must be issued. The first is Function Set, which should be repeated three times to ensure initialization.

An option when initializing is to use 4-bit mode. This can be useful if your micro has a limited number of port pins available. A total of 7 pins are actually used since the three control lines are still needed but the whole interface can fit into a single port. It is achieved by transferring all data bytes in two 4-bit nibbles (using D4-D7). Hence it is a little bit slower and a bit more complex to program. As the 8051F020 is well endowed with ports we have used 8-bit mode throughout.

**LCD Software**

Communication with the LCD can generally be divided into either data which is to be displayed, or commands which affect how it operates. The difference is caused by the state of the two control lines, RS and RW. Figure 7.14 shows the two functions for writing either data or a command byte.

```c
char lcd_dat(char dat)
{
    lcd_busy_wait();
    LCD_CTRL_PORT = LCD_CTRL_PORT | RS_MASK; // RS = 1
    LCD_CTRL_PORT = LCD_CTRL_PORT & ~RW_MASK; // RW = 0
    LCD_DAT_PORT = dat;
    pulse_E();
    return 1;
}

void lcd_cmd(char cmd)
{
    lcd_busy_wait();
    LCD_CTRL_PORT = LCD_CTRL_PORT & ~RS_MASK; // RS = 0
    LCD_CTRL_PORT = LCD_CTRL_PORT & ~RW_MASK; // RW = 0
    LCD_DAT_PORT = cmd;
    pulse_E();
}
```

Figure 7.14 Communicating with the LCD
These functions rely on several `#defines` and a macro for pulsing the enable line which are shown in Figure 7.15. The `MASK` values reflect the bits the control lines are connected to.

**Synchronization – the Busy Bit**

The LCD is actually quite slow to execute commands or process data (relative to a microcontroller anyway!) so it is very easy to send it information faster than it can be processed. The execution times are listed in Figure 7.13 but these are based on an internal clock speed of 270 KHz which could vary.

The designers appreciated this and have provided a mechanism so the LCD can indicate to the microcontroller when it can, or cannot, accept data. Bit 7 of the data bus is known as the **busy bit** and its status can be read by the microcontroller. The most efficient time to do so is just prior to sending a new character.

```c
void lcd_busy_wait(void)
{
    LCD_DAT_PORT = 0xFF; // allow port pins to float
    LCD_CTRL_PORT = LCD_CTRL_PORT & ~RS_MASK; // RS = 0
    LCD_CTRL_PORT = LCD_CTRL_PORT | RW_MASK;  // RW = 1
    small_delay(1);
    LCD_CTRL_PORT = LCD_CTRL_PORT | E_MASK;    // E = 1
    do {                                           // wait for busy flag to drop
        small_delay(1);
    } while ((LCD_DAT_PORT & 0x80) != 0);
}
```

Figure 7.15 Preprocessor macros

Figure 7.16 Waiting for the busy bit

```c
#define LCD_DAT_PORT  P6  // LCD is in 8 bit mode
#define LCD_CTRL_PORT P7  // 3 control pins on P7
#define RS_MASK       0x01 // for assessing LCD_CTRL_PORT
#define RW_MASK       0x02
#define E_MASK        0x04
#define pulse_E();\
    small_delay(1);
    LCD_CTRL_PORT = LCD_CTRL_PORT | E_MASK;\
    small_delay(1);
    LCD_CTRL_PORT = LCD_CTRL_PORT & ~E_MASK;\
```

Figure 7.16 Waiting for the busy bit
Figure 7.16 shows the function `lcd_busy_wait()`. It is quite simple - the control lines are configured appropriately and the code waits for the busy bit to drop. Small delays are required to give the LCD time to read the signals. Note that the enable signal changes from being an edge sensitive clock to a level sensitive enable for this read operation.

### 8-Bit Initialization Sequence

In the example program `lcd_init()` (Figure 7.17) the initialization commands are issued. Delays are also specified to allow time for the instructions to execute. Note that the busy bit cannot be used until after the first two instructions – a software delay is needed.

Remember that each time a command byte is written to the data port, the E bit must be raised and lowered (↑↓). On the rising edge, RS and RW are read, on the falling edge the command is executed.

A point to note is that the optimization level is lowered from the default maximum of 9 to 7. This is necessary to prevent the compiler cleverly removing code it considers superfluous!

```c
#pragma OPTIMIZE (7)
void lcd_init(void)
{
    LCD_CTRL_PORT = LCD_CTRL_PORT & ~RS_MASK; // RS = 0
    LCD_CTRL_PORT = LCD_CTRL_PORT & ~RW_MASK; // RW = 0
    LCD_CTRL_PORT = LCD_CTRL_PORT & ~E_MASK;  // E = 0
    large_delay(200);            // 16ms delay

    LCD_DAT_PORT = 0x38;         // set 8-bit mode
    pulse_E();
    large_delay(50);             // 4.1ms delay

    LCD_DAT_PORT = 0x38;         // set 8-bit mode
    pulse_E();
    large_delay(2);              // 1.5ms delay

    LCD_DAT_PORT = 0x38;         // set 8-bit mode
    pulse_E();
    large_delay(2);              // 1.6ms delay

    lcd_cmd(0x06);               // curser moves right
    lcd_cmd(0x01);               // clear display
    lcd_cmd(0x0E);               // display and curser on
}
#pragma OPTIMIZE (9)
```

Figure 7.17 Initializing the LCD
Delay at least 15 ms following power up.

<table>
<thead>
<tr>
<th>Control</th>
<th>Data</th>
<th>Data</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>RS</td>
<td>RW</td>
<td>B7  B6  B5  B4  B3  B2  B1  B0</td>
</tr>
<tr>
<td>↑↓ 0 0</td>
<td>0 0  1 1  1 0  0 0</td>
<td>38</td>
<td><strong>Function Set</strong> 8 bits, 2 lines, 5x8 font</td>
</tr>
</tbody>
</table>

Delay at least 4.1 ms

<table>
<thead>
<tr>
<th>Control</th>
<th>Data</th>
<th>Data</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>RS</td>
<td>RW</td>
<td>B7  B6  B5  B4  B3  B2  B1  B0</td>
</tr>
<tr>
<td>↑↓ 0 0</td>
<td>0 0  1 1  1 0  0 0</td>
<td>38</td>
<td><strong>Function Set</strong> 8 bits, 2 lines, 5x8 font</td>
</tr>
</tbody>
</table>

Delay at least 0.1 ms

<table>
<thead>
<tr>
<th>Control</th>
<th>Data</th>
<th>Data</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>RS</td>
<td>RW</td>
<td>B7  B6  B5  B4  B3  B2  B1  B0</td>
</tr>
<tr>
<td>↑↓ 0 0</td>
<td>0 0  1 1  1 0  0 0</td>
<td>38</td>
<td><strong>Function Set</strong> 8 bits, 2 lines, 5x8 font</td>
</tr>
</tbody>
</table>

Delay at least 37 µs, or use busy bit

<table>
<thead>
<tr>
<th>Control</th>
<th>Data</th>
<th>Data</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>RS</td>
<td>RW</td>
<td>B7  B6  B5  B4  B3  B2  B1  B0</td>
</tr>
<tr>
<td>↑↓ 0 0</td>
<td>0 0  0 0  0 1  1 0</td>
<td>06</td>
<td><strong>Entry mode set</strong> Display on, Increment curser, Don’t shift display.</td>
</tr>
</tbody>
</table>

Delay at least 37 µs, or use busy bit

<table>
<thead>
<tr>
<th>Control</th>
<th>Data</th>
<th>Data</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>RS</td>
<td>RW</td>
<td>B7  B6  B5  B4  B3  B2  B1  B0</td>
</tr>
<tr>
<td>↑↓ 0 0</td>
<td>0 0  0 0  0 0  0 1</td>
<td>01</td>
<td><strong>Clear display</strong></td>
</tr>
</tbody>
</table>

Delay at least 37 µs, or use busy bit

<table>
<thead>
<tr>
<th>Control</th>
<th>Data</th>
<th>Data</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>RS</td>
<td>RW</td>
<td>B7  B6  B5  B4  B3  B2  B1  B0</td>
</tr>
<tr>
<td>↑↓ 0 0</td>
<td>0 0  0 0  1 1  1 0</td>
<td>0E</td>
<td><strong>Display on/off ctrl.</strong> Display on, curser on, No blink.</td>
</tr>
</tbody>
</table>
LCD Integration

While it is nice to be able to write a character to the display, it is much more convenient to write entire strings – especially if they can be formatted. Astute readers may have noticed that the function \texttt{lcd_dat()} in Figure 7.14 returned \texttt{char} which appeared unnecessary. It does so to take advantage of a feature of the Keil\textsuperscript{TM} compiler which has the ability to redefine built-in library functions.

This can be done by renaming \texttt{lcd_dat()} as \texttt{putchar()}, which is an ANSI C function in the \texttt{stdio} library. Keil\textsuperscript{TM} have written \texttt{putchar()} to send characters to the serial port. By replacing it with \texttt{lcd_dat()} they now go to the LCD.

Replacing one function with another doesn't appear very helpful. The beauty of this approach is that other standard functions call \texttt{putchar()} to achieve their low level output. One of the more useful I/O functions is \texttt{printf()} which can now send formatted output to the LCD! This can be seen in Figure 7.18.

\begin{verbatim}
void main(void)
{
    int ctr;
    init();
    P5 = 0x0F;
    lcd_init();
    while (1)
    {
        printf("Hello World %4d ", ctr++);
        huge_delay(3);
    }
}
\end{verbatim}

Figure 7.18 Writing a string to the LCD

This will quickly write past the end of the display and, after 64 characters, wrap around to the second line, eventually coming back to overwrite the first line. A function called \texttt{lcd_goto()} is also very useful and is shown in Figure 7.19. To write to the start of the first line use \texttt{lcd_goto(0)}, the second line would use \texttt{lcd_goto(0x40)};

\begin{verbatim}
void lcd_goto(char addr)
{
    lcd_cmd(addr | 0x80);
}
\end{verbatim}

Figure 7.19 Moving the text entry point
7.5 Reading Analog Signals

This section presents a program which uses the 12-bit analog to digital converter (ADC0) in the C8051F020 to read the potentiometer which is connected to AIN0.2.

Initialization

Normally analog readings are required at regular intervals. In the next example Timer 3 will be used to initiate conversions at a SAMPLE_RATE times each second. To allow capturing fast changing signals, the system clock is used directly, rather than dividing it by 12.

```c
void Timer3_Init(int counts)
{
    TMR3CN = 0x02;     // Stop Timer3; Clear TF3
    // use SYSCLK as timebase
    TMR3RL = -counts;  // Init reload values
    TMR3 = 0xFFFF;     // set to reload immediately
    EIE2 |= 0x01;      // enable Timer3 interrupts
    TMR3CN |= 0x04;    // start Timer3
}

void ADC0_Init(void)
{
    ADC0CN = 0x05;    // ADC0 disabled; normal tracking
    // mode; ADC0 conversions are initiated
    // on overflow of Timer3; ADC0 data is
    // left-justified
    REF0CN = 0x07;    // enable temp sensor, on-chip VREF,
                      // and VREF output buffer
    AMX0SL = 0x02;    // Select AIN0.2 ADC mux output
    ADC0CF = 0x86;    // ADC conversion clock = SYSCLK/16,
                      // PGA gain = 0.5
    EIE2 |= 0x02;     // enable ADC interrupts
}
```

Figure 7.20 Timer and ADC Initialization.

Five ADC registers must be initialized. By setting AMX0SL to 8, instead of 2, the on-chip temperature sensor can be selected. Remember that even though interrupts are enabled for these two sources, they won’t be executed until the EA bit is set.

Interrupt Service Routines

All that the Timer 3 ISR has to do is clear the overflow flag (TF3) which generated the interrupt. The ADC ISR has a similar task and it must also write the result somewhere that main() can read it. main() also needs to know that a new result is available. This is the purpose of the bit variable, `adc_ready`. 
The key points to observe in `main()` are calling the various initialization routines, activating the interrupts, and the way the flag `adc_ready` is used to determine that a conversion is ready for display. In particular, note that interrupts are switched off while accessing `adc_result`. This is necessary to prevent the ADC ISR from changing the value half way through printing it. All the same it is a poor practice to switch interrupts off for a significant time (remember the LCD is quite slow). A better
approach is to use a second buffer to copy the result into, before printing it. This is left as an exercise for the reader.

7.6 Expansion Board Pictures

Figure 7.23 Expansion Board

Figure 7.24 Expansion Board Connected to C8051F020-TB
7.7 Circuit Diagram of the Expansion Board

The 96-pin I/O connector

Power Coupling

Test Points

Power Reg

Figure 7.25 Circuit diagram of the Versatile Expansion Board
7.8 Expansion Board Physical Component Layout

Figure 7.26 Expansion Board Physical Component Layout
8

Timer Operations and Programming

8.0 Introduction 158
8.1 Functional Description 159
8.2 Timer Programming 160
8.3 Timer SFRs 161
8.4 Timers 0 and 1 Operating Modes 161
13-bit Timer Mode, 16-bit Timer Mode, 8-bit Auto-Reload Mode, Split (two 8-bit) Timer Mode
8.5 Timers 2, 3 & 4 Operating Modes 164
16-bit Auto-Reload Mode, Capture Mode, Baud Rate Generation
8.6 CKCON Register 170
8.7 Timers 0 and 1 SFRs 171
TMOD, TCON
8.8 Timer 2 SFRs 173
T2CON
8.9 Timer 3 SFRs 175
TMR3CN
8.10 Timer 4 SFRs 176
T4CON
8.11 Timer 2 - C Programming Example 178
8.12 Tutorial Questions 181
8.0 Introduction

One of the many tasks that are normally performed by a CPU is to time internal and external events. The microprocessor usually provides the timing functions such as timeout delays and event counting by means of software. Many a times, these functions are implemented using loops within the software. This effectively takes a lot of CPU’s processing time.

A timer/counter is useful in the sense that it is able to handle various timing applications independently; hence it frees the CPU of such tasks, allowing it to do other urgent functions.

A timer/counter consists of a series of divide-by-two flip-flops (FF). Each FF is clocked by the Q output of the previous FF, as shown in Figure 8.1. Each stage, starting from the LSB F/F to the MSB F/F, generates an output signal which is half the frequency of its own clock input. Thus a 3-bit timer in Figure 8.1 will divide the input clock frequency by 8 ($2^3$).

Normally a timer/counter has added features like producing an interrupt at the end of a count. By adding the timer overflow F/F to the counter, it will aid to generate such an interrupt signal. Figure 8.1 shows that the output of the last stage (MSB) clocks a timer overflow flag. The counter will count from 000b to 111b and set the overflow flag on the transition from 111b to 000b. The timing diagram is shown in Figure 8.2.

![Figure 8.1 Schematic of a 3-Bit Timer](image-url)
8.1 Functional Description

Timers are used for:

- Interval timing
- Event counting
- Baud rate generation

In interval timing applications, a timer is programmed as a frequency divider. In event counting applications, the counter is incremented whenever there is an event (1-to-0 or 0-to-1 transition) at its corresponding external input pin. Beside these two functions, the timers can also provide the baud rate for the C8051F020’s internal serial port. The C8051F020 contains 5 counter/timers. Table 8.1 lists all their operating modes.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Timer 0 &amp; 1</th>
<th>Timer 2</th>
<th>Timer 3</th>
<th>Timer 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>13 bit counter/timer</td>
<td>16 bit counter/timer with capture</td>
<td>16 bit timer with auto-reload</td>
<td>16 bit counter/timer with capture</td>
</tr>
<tr>
<td>1</td>
<td>16 bit counter/timer</td>
<td>16 bit counter/timer with auto-reload</td>
<td></td>
<td>16 bit counter/timer with auto-reload</td>
</tr>
<tr>
<td>2</td>
<td>8 bit counter/timer with auto-reload. Generate Baud rate (Timer 1 only) for UART0 and/or UART1</td>
<td>Baud rate generator for UART0</td>
<td></td>
<td>Baud rate generator for UART1</td>
</tr>
<tr>
<td>3</td>
<td>Two 8 bit counter/timers (Timer 0 only)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 8.1 C8051F020 Timers and Operating Modes
Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 offers additional capabilities not available in Timers 0 and 1. Timer 3 is similar to Timer 2, but without the capture or Baud rate generation modes. Timer 4 is identical to Timer 2, except it supplies baud rate generation capabilities to UART1 instead. The main Timer operation modes are discussed in the following sections.

The timers are fully independent, and each may operate in a different mode. Timers 1, 2 and 4 may be used for UART baud rate generation in mode 2. Chapter 10 has more information on baud rate generation.

### 8.2 Timer Programming

The timers can be programmed through the following sequence:

**A. For Timers 0 and 1:**

1. Select the desired clock by programming CKCON.3 (T0M) or CKCON.4 (T1M). The clock input may be the system clock or the system clock divided by 12.
2. Select the operating mode (TMOD.0/TMOD.1 or TMOD.4/TMOD.5)
3. Write the starting value for count up sequence into the associated count registers (TL0, TL1, TH0 and TH1)
4. Set the appropriate control bits, and turn on Timer (TCON.4 or TCON.6)

**B. For Timer 3:**

1. Write the auto-reload value into the auto-reload registers (TMR3RLL and TMR3RLH)
2. Write the starting value for count up sequence into the count registers (TMR3L and TMR3H)
3. Select the desired clock source (T3XCLK) and frequency (T3M), set the control bits (TR3) and turn on Timer 3 (TMR3CN)
C. For Timers 2 and 4:
   1. Select the desired system clock frequency (CKCON)
   2. Write the auto-reload value into the associated capture registers if using auto-reload mode (RCAP2L, RCAP2H, RCAP4L and RCAP4H)
   3. Write the starting value for count up sequence into the associated count registers (TL2, TL4, TH2 and TH4)
   4. Select the mode (C/Tx, CP/RLx), set the appropriate control bits (TRx) and turn on Timer (T2CON and T4CON)

8.3 Timer SFRs

The 22 special function registers used to access and control the timers are summarized in Table 8.2. Refer to Sections 8.7 to 8.10 for more detail on each bit of the six timer control SFRs (CKCON, TCON, TMOD, T2CON, TMR3CN and T4CON).

8.4 Timers 0 and 1 Operating Modes

13-Bit Timer Mode (Mode 0)

The 13-Bit Timer mode provides compatibility with the 8051’s predecessor, the 8048, and is not generally used in new designs. Therefore, there will be no further discussion on this mode.

16-Bit Timer Mode (Mode 1)

The 16-bit Timer mode is used by Timers 0 and 1 under Mode 1. Overflow occurs on the FFFFH to 0000H transition of the count and sets the timer overflow flag, TFx. A corresponding interrupt will occur if enabled. C/Tx (TMOD.2 and TMOD.6 – refer to Figure 8.3 and Table 8.4) selects the timer's clock source. Clearing this bit selects the system clock as the trigger input for the timer. When C/Tx is set to 1, high-to-low transitions at the input pin Tx increment the count register (functions as a counter). x = 0 or 1, as Timers 0 and 1 are configured in the same manner.
Starting the timer by setting TRx (TCON.4 and TCON.6 – refer to Figure 8.3 and Table 8.6) does not reset the count register. The count register should be initialized to the desired value before enabling the timer. If an interrupt service routine is required, the interrupt flag is enabled and an interrupt is generated whenever the timer overflows. This applies to all timer modes, for Timers 0 to 4.
8-Bit Auto-Reload Mode (Mode 2)

This mode configures Timers 0 and 1 to operate as 8 bit counter/timers with automatic reload of the start value. Figure 8.3 shows the functional block diagram and the SFRs associated. Both the counter/timers are enabled and configured in Mode 2 in the same manner as in Mode 1.

![Figure 8.3 Block Diagram of Timer 0 in 8 Bit Auto-Reload Mode](image)

The timer low byte (TLx) operates as an 8-bit timer while the timer high byte (THx) holds a reload value. When the count in TLx overflows from FFH to 00H, the timer flag is set and the value in THx is loaded into TLx. Counting continues from the reload value up to the next FFH overflow, and so on.

This mode is convenient as the timer overflows at specific periodic intervals once TMOD and THx are initialized. TLx must be initialized to the desired value before enabling the timer for the first count to be correct.

Timer 1 can be used as an 8-bit baud rate generator for UART0 and/or UART1 in mode 2.
Split (Two 8-Bit) Timer Mode (Mode 3)

This mode applies to Timer 0 only. Under this mode, Timer 0 is split into two 8 bit timers as shown in Figure 8.4. TL0 and TH0 act as separate timers with FFH to 00H transitions setting the overflow flags TF0 and TF1 respectively. In addition, the timer in TL0 is controlled by the GATE0 and C/T0 bits in TMOD.

Timer 1 is stopped in this mode and can be started by switching it into Modes 0, 1, or 2. The only limitation is that Timer 1 cannot be clocked by external signals, set the TF1 flag or generate an interrupt. However, the Timer 1 overflow can still be used by the serial port to generate the baud rate for UART0 and/or UART1.

![Figure 8.4 Block Diagram of Timer 0 in Two 8-bit Timers Mode](image)

8.5 Timers 2, 3 & 4 Operating Modes

16-Bit Auto-Reload Mode

This mode is used by Timers 2 and 4 under Mode 1 and is the only mode (Mode 0) of Timer 3. Refer to Table 8.1.
**Timers 2 & 4**

As mentioned before, Timer 4 is identical to Timer 2. This mode is selected by clearing the CP/RLz bit (Refer to Figure 8.5, Table 8.7 for T2CON and Table 8.10 for T4CON).

**NOTE:** z = 2 or 4

The count register reload occurs on an FFFFH to 0000H transition and sets the TFz timer overflow flag. An interrupt will occur if enabled. On overflow, the 16 bit value held in the two capture registers (RCAPzH and RCAPzL) is automatically loaded into the count registers (TLz and THz) and the timer is restarted.

Setting TRz to 1 enables and starts the timer. The timers can use either the system clock or transitions on an external input pin (Tz) as the clock source (counter mode), specified by the C/Tz bit. If EXENz is set to 1, a high-to-low transition on TzEX will also cause a Timer z reload, and a Timer z interrupt if enabled. If EXENz is 0, transitions on TzEX will be ignored.

The appropriate crossbars have to be configured to enable the input pins. TLz and THz must be initialized to the desired value before enabling the timer for the first count to be correct.

![Figure 8.5 Block Diagram of Timer 2 in 16-Bit Auto-Reload Mode (Mode 1)](image-url)
Example:

```assembly
; Uses Timer 4 in 16-bit Auto-Reload Mode (Mode 1)
; -------------------------------------------------
ORL CKCON, #01000000b ; Timer 4 uses system clock
MOV RCAP4L, #33h ; Set reload time to 0x2233
MOV RCAP4H, #22h
MOV TL4, RCAP4L       ; Initialize TL4 & TH4 before
MOV TH4, RCAP4H       ; counting
MOV T4CON, #00000100b ; Start Timer 4 in Mode 1
```

**Timer 3**

Timer 3 is always configured as an auto-reload timer, with the reload value held in TMR3RLL and TMR3RLH. The operation is essentially the same as for Timers 2 and 4, except for slight differences in register names and clock sources (refer to Figure 8.6). TMR3CN is the only SFR required to configure Timer 3.

![Figure 8.6 Timer 3 Block Diagram](image)

Timer 3 may be clocked by the external oscillator source (divided by 8) or the system clock (divided by 1 or 12 according to T3M). When T3XCLK is set to 1, Timer 3 is clocked by the external oscillator input (divided by 8) regardless of the system clock selection. When T3XCLK is 0, the Timer 3 clock source is specified by bit T3M. Timer 3 can also be used to start an ADC Data Conversion.

Timer 3 does not have a counter mode.

**Capture Mode (Mode 0)**

This mode is used by Timers 2 and 4 under Mode 0, and is selected by setting CP/RLz (TzCON.0) and TRz (TzCON.2) to 1. Under this mode, the timer functions as a normal 16 bit timer, setting the TFz bit upon an FFFFH to 0000H transition of the count registers and generating an
interrupt if the interrupt is enabled. The key difference is that a capture function can be enabled to load the current value of the count registers into the capture registers (Figure 8.7).

To enable the capture feature, the EXENz bit (TzCON.3) must be set to 1. If EXENz is cleared, transitions on TzEX will be ignored. When EXENz is set, a high-to-low transition on the TzEX input pin causes the following to occur:

1) The 16-bit value in Timer z count registers (THz, TLz) is loaded into the capture registers (RCAPzH, RCAPzL)
2) The Timer z External Flag (EXFz) is set to 1
3) A Timer z interrupt is generated if interrupt generation has been enabled

Figure 8.7  Block Diagram of Timer 2 in 16 Bit Capture Mode (Mode 0)

The timers can use either SYSCLK, SYSCLK divided by 12, or high-to-low transitions on the Tz input pin as the clock source when operating in Capture mode. Clearing the C/Tz bit selects the system clock as the input for the timer (divided by 1 or 12 as specified by TzM). When C/Tz is set to 1, a high-to-low transition at the Tz input pin increments the counter register.
The appropriate crossbars have to be configured to enable the input pins.

**Baud Rate Generation (Mode 2)**

This mode is used by Timers 2 and 4 under Mode 2. Timer 2 configures UART0 while Timer 4 configures UART1 (Figure 8.8 and Figure 8.9). The baud rate generation mode is used only when UARTx is operated in modes 1 or 3 (refer to Chapter 10 for more information on UART operational modes). The Baud Rate Generator mode is selected by setting RCLKx (TzCON.5) and/or TCLKx (TzCON.4) to 1. This forces Timer z to operate in the auto-reload mode regardless of the state of the CP/RLz bit.

**NOTE:** When x = 0, z = 2 and when x = 1, z = 4

In Baud Rate Generator mode, the timers work similarly to the auto-reload mode. On overflow, the 16 bit value held in the two capture registers (RCAPzH, RCAPzL) is automatically loaded into the count registers (TLz and THz). However, the TFz overflow flag is not set and no interrupt is generated. Instead, the overflow event is used as the input to the UARTx’s shift clock. The overflows can be selected to generate baud rates for transmit and/or receive independently.

![Figure 8.8 Block Diagram of Timer 2 in Baud Rate Generation Mode (Mode 2)](image-url)
In Baud Rate Generator mode, the Timer z time base is the system clock divided by two. When selected as the UARTx baud clock source, Timer z defines the UARTx baud rate as follows:

\[
\text{BaudRate} = \frac{\text{SYSCLK}}{\left(65536 - [\text{RCAPzH, RCAPzL}]\right) \times 32}
\]

If a different time base is required, setting the C/Tz bit to 1 will allow the time base to be derived from the external input pin Tz. In this case, the baud rate for the UART is calculated as:

\[
\text{BaudRate} = \frac{F_{\text{CLK}}}{(65536 - [\text{RCAPzH, RCAPzL}]) \times 16}
\]

where \(F_{\text{CLK}}\) is the frequency of the signal (TCLK) supplied to Timer z and \([\text{RCAPzH, RCAPzL}]\) is the 16 bit value held in the capture registers.

![Figure 8.9  Block Diagram of Timer 4 in Baud Rate Generation Mode (Mode 2)](image-url)
Example:

;----------------------------------------------------
; Using Timer 4 in Mode 2 to generate a baud rate of
; 2400 for UART1. System clock = 22.1184 MHz external
; oscillator
;----------------------------------------------------
ORL CKCON, #40h  ; Timer 4 uses system clock
MOV RCAP4L, #0E0h ; Auto-reload value=FEE0
MOV RCAP4H, #0FEh
MOV TL4, RCAP4L  ; Initialize count registers
MOV TH4, RCAP4H
MOV T4CON, #0010100b ; Set Timer 4 in mode 2 and
; start timer

8.6 CKCON Register

For interval timing, the count registers are incremented on each clock
tick. Clock ticks are derived from the system clock divided by either 1 or
12 as specified by the Timer Clock Select bits (T0M –T2M and T4M) in
CKCON register (Table 8.3). The twelve-clocks-per-tick option provides
compatibility with the older generation of the 8051 family. Applications
that require a faster timer should use the one-clock-per-tick option.

For Timer 3, the clock is selected using T3M bit in TMR3CN register.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Unused. Read=000b; Write=Don't care.</td>
</tr>
</tbody>
</table>
| 6   | T4M    | **Timer 4 Clock Select**
|     |        | 0: Timer 4 uses the system clock divided by 12.
|     |        | 1: Timer 4 uses the system clock. |
| 5   | T2M    | **Timer 2 Clock Select**
|     |        | 0: Timer 2 uses the system clock divided by 12.
|     |        | 1: Timer 2 uses the system clock. |
| 4   | T1M    | **Timer 1 Clock Select**
|     |        | 0: Timer 1 uses the system clock divided by 12.
|     |        | 1: Timer 1 uses the system clock. |
| 3   | T0M    | **Timer 0 Clock Select**
|     |        | 0: Timer 0 uses the system clock divided by 12.
|     |        | 1: Timer 0 uses the system clock. |
| 2-0 | Reserved | Read=000b. Must Write=000b |

Table 8.3 CKCON: Clock Control Register
8.7 Timers 0 and 1 SFRs

**TMOD**

The TMOD register contains two groups of 2 bits each (T0M1-T0M0 and T1M1-T1M0) that set the operating mode for Timer 0 and 1 (Table 8.4 and Table 8.5).

TMOD is not bit addressable. Generally, it is loaded once by software at the beginning of a program to initialize the timer modes. Thereafter, the timer can be stopped, started and so on by accessing the other timer SFRs.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>GATE1</td>
<td><strong>Timer 1 Gate Control</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Timer 1 enabled when TR1(TCON.6)=1 irrespective of /INT logic level</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Timer 1 enabled only when TR1=1 AND /INT=logic 1</td>
</tr>
<tr>
<td>6</td>
<td>C/T1</td>
<td><strong>Counter/Timer 1 Select</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Counter Function: Timer 1 incremented by high-to-low transition on external input pin (T1).</td>
</tr>
<tr>
<td>5-4</td>
<td>T1M1-</td>
<td><strong>Timer 1 Mode Select (Table 8.5)</strong></td>
</tr>
<tr>
<td></td>
<td>T1M0</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>GATE0</td>
<td><strong>Timer 0 Gate Control</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Timer 0 enabled when TR0(TCON.4)=1 irrespective of /INT logic level</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Timer 0 enabled only when TR0=1 AND /INT=logic 1</td>
</tr>
<tr>
<td>2</td>
<td>C/T0</td>
<td><strong>Counter/Timer 0 Select</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Counter Function; Timer 0 incremented by high-to-low transition on external input pin (T0).</td>
</tr>
<tr>
<td>1-0</td>
<td>T0M1-</td>
<td><strong>Timer 0 Mode Select (Table 8.5)</strong></td>
</tr>
<tr>
<td></td>
<td>T0M0</td>
<td></td>
</tr>
</tbody>
</table>

Table 8.4 TMOD: Timer Mode Register
Table 8.5  Timer Modes

<table>
<thead>
<tr>
<th>M1</th>
<th>M0</th>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>13 bit Counter/Timer</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>16 bit Counter/Timer</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
<td>8 bit Counter/Timer with Auto-reload</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>3</td>
<td>Timer 1: Inactive</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Timer 0: Two 8 bit Counter/Timers</td>
</tr>
</tbody>
</table>

Table 8.6  TCON: Timer Control Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>TF1</td>
<td>Timer 1 Overflow Flag</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Set by hardware when Timer 1 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine (ISR).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No Timer 1 overflow detected</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Timer 1 has overflowed</td>
</tr>
<tr>
<td>6</td>
<td>TR1</td>
<td>Timer 1 Run Control</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Timer 1 disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Timer 1 enabled</td>
</tr>
<tr>
<td>5</td>
<td>TF0</td>
<td>Timer 0 Overflow Flag</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Same as TF1 but applies to Timer 0 instead.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No Timer 0 overflow detected</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Timer 0 has overflowed</td>
</tr>
<tr>
<td>4</td>
<td>TR0</td>
<td>Timer 0 Run Control</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Timer 0 disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Timer 0 enabled</td>
</tr>
<tr>
<td>3</td>
<td>IE1</td>
<td>External Interrupt 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 1 ISR if IT1=1. This flag is the inverse of the /INT1 input signal’s logic level when IT1=0</td>
</tr>
<tr>
<td>2</td>
<td>IT1</td>
<td>Interrupt 1 Type Select</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: /INT1 is level triggered</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: /INT1 is edge triggered</td>
</tr>
<tr>
<td>1</td>
<td>IE0</td>
<td>External Interrupt 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Same as IE1 but applies to IT0 instead.</td>
</tr>
<tr>
<td>0</td>
<td>IT0</td>
<td>Interrupt 0 Type Select</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: /INT0 is level triggered</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: /INT0 is edge triggered</td>
</tr>
</tbody>
</table>
The TCON register contains status and control bits for Timer 0 and 1 (Table 8.6). The upper four bits in TCON are used to turn the timers on and off (TR0, TR1) or to signal a timer overflow (TF0, TF1). The lower four bits in TCON have nothing to do with the timers as such. They are used to detect and initiate external interrupts. Please refer to Chapter 11 for more details on interrupts.

The other 4 registers associated with Timers 0 and 1 are TL0, TL1, TH0 and TH1. These enable access to the timers as two separate bytes.

### 8.8 Timer 2 SFRs

#### T2CON

The operating mode of Timer 2 is selected by setting the configuration bits in T2CON (Table 8.7 and Table 8.8).

The RCAP2L and RCAP2H registers capture the low and high byte of Timer 2 respectively when Timer 2 is configured in capture mode. If Timer 2 is configured in auto-reload mode, these registers hold the low and high byte of the reload value. TL2 and TH2 are used to access Timer 2 as two separate bytes.

<table>
<thead>
<tr>
<th>RCLK0</th>
<th>TCLK0</th>
<th>CP/RL2</th>
<th>TR2</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>16 Bit Counter/Timer with Capture</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>16 Bit Counter/Timer with Auto-reload</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>Baud Rate Generator for UART0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>Baud Rate Generator for UART0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>Baud Rate Generator for UART0</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>Off</td>
</tr>
</tbody>
</table>

Table 8.7 Mode Configuration for Timer 2
<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>TF2</td>
<td><strong>Timer 2 Overflow Flag</strong>&lt;br&gt;Set by hardware when Timer 2 overflows. When the Timer 2 interrupt is enabled (IE.5, see Chapter 8), setting this bit causes the CPU vectors to the Timer 2 ISR. This bit is not automatically cleared by hardware and must be cleared by software. TF2 will not be set when RCLK0 and/or TCLK0 are logic 1.</td>
</tr>
<tr>
<td>6</td>
<td>EXF2</td>
<td><strong>Timer 2 External Flag</strong>&lt;br&gt;Set by hardware when either a capture or reload is caused by a high-to-low transition on the T2EX input pin and EXEN2 is logic 1. When the Timer 2 interrupt is enabled, setting this bit causes the CPU to vector to the Timer 2 ISR. This bit is not automatically cleared by hardware and must be cleared by software.</td>
</tr>
<tr>
<td>5</td>
<td>RCLK0</td>
<td><strong>Receive Clock Flag for UART0</strong>&lt;br&gt;0: Timer 1 overflows used for receive clock&lt;br&gt;1: Timer 2 overflows used for receive clock</td>
</tr>
<tr>
<td>4</td>
<td>TCLK0</td>
<td><strong>Transmit Clock Flag for UART0</strong>&lt;br&gt;0: Timer 1 overflows used for transmit clock&lt;br&gt;1: Timer 2 overflows used for transmit clock</td>
</tr>
<tr>
<td>3</td>
<td>EXEN2</td>
<td><strong>Timer 2 External Enable</strong>&lt;br&gt;Enables high-to-low transitions on T2EX to trigger captures or reloads when Timer 2 is not operating in Baud Rate Generator mode.&lt;br&gt;0: High-to-low transitions on T2EX ignored.&lt;br&gt;1: High-to-low transitions on T2EX cause a capture or reload.</td>
</tr>
<tr>
<td>2</td>
<td>TR2</td>
<td><strong>Timer 2 Run Control</strong>&lt;br&gt;0: Timer 2 disabled&lt;br&gt;1: Timer 2 enabled</td>
</tr>
<tr>
<td>1</td>
<td>C/T2</td>
<td><strong>Counter/Timer Select</strong>&lt;br&gt;0: Timer Function: Timer 2 incremented by clock defined by T2M bit (CKCON.5).&lt;br&gt;1: Counter Function: Timer 2 incremented by high-to-low transition on external input pin (T2).</td>
</tr>
<tr>
<td>0</td>
<td>CP/RL2</td>
<td><strong>Capture/Reload Select</strong>&lt;br&gt;EXEN2 must be logic 1 for high-to-low transitions on T2EX to be recognized and used to trigger captures or reloads. If RCLK0 or TCLK0 is set, this bit is ignored and Timer 2 will function in auto-reload mode.&lt;br&gt;0: Auto-reload on Timer 2 overflow or high-to-low transition at T2EX (EXEN2=1)&lt;br&gt;1: Capture on high-to-low transition at T2EX (EXEN2=1)</td>
</tr>
</tbody>
</table>

Table 8.8  T2CON: Timer 2 Control Register
### Timer 3 SFRs

#### TMR3CN

Timer 3 is always configured as an auto-reload timer, with the 16-bit reload value held in the TMR3RLL (low byte) and TMR3RLH (high byte) registers.

TMR3L and TMR3H are the low and high bytes of Timer 3. TMR3CN is used to select the clock source and is the only SFR used to configure Timer 3 (Table 8.9).

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | TF3    | Timer 3 Overflow Flag  
Set by hardware when Timer 3 overflows from FFFFH to 0000H. When the Timer 3 interrupt is enabled (EIE2.0, see Chapter 8), setting this bit causes the CPU vectors to the Timer 3 ISR. This bit is not automatically cleared by hardware and must be cleared by software. |
| 6-3 | UNUSED | Read=0000b, Write=don’t care |
| 2   | TR3    | Timer 3 Run Control  
0: Timer 3 disabled  
1: Timer 3 enabled |
| 1   | T3M    | Timer 3 Clock Select  
0: Counter/Timer 3 uses the system clock divided by 12.  
1: Counter/Timer 3 uses the system clock. |
| 0   | T3XCLK | Timer 3 External Clock Select  
0: Timer 3 clock source defined by bit T3M (TMR3CN.1)  
1: Timer 3 clock source is the external oscillator input divided by 8. T3M is ignored. |

Table 8.9  TMR3CN: Timer 3 Control Register
8.10 Timer 4 SFRs

**T4CON**

The operating mode of Timer 4 is selected by setting the configuration bits in T4CON (Table 8.10 and Table 8.11). The T4CON functions are identical to T2CON.

The RCAP4L and RCAP4H registers capture the low and high byte of Timer 4 respectively when Timer 4 is configured in capture mode. If Timer 4 is configured in auto-reload mode, the registers hold the low and high byte of the reload value. TL4 and TH4 are used to access Timer 4 as two separate bytes.

<table>
<thead>
<tr>
<th>RCLK1</th>
<th>TCLK1</th>
<th>CP/RL4</th>
<th>TR4</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>16 Bit Counter/Timer with Capture</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>16 Bit Counter/Timer with Auto-reload</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>Baud Rate Generator for UART1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>Baud Rate Generator for UART1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>Baud Rate Generator for UART1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>Off</td>
</tr>
</tbody>
</table>

Table 8.10 Mode Configuration for Timer 4
<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | TF4    | **Timer 4 Overflow Flag**  
Set by hardware when Timer 4 overflows. When the Timer 4 interrupt is enabled (EIE2.2, see Chapter 8), setting this bit causes the CPU vectors to the Timer 4 ISR. This bit is not automatically cleared by hardware and must be cleared by software. TF4 will not be set when RCLK1 and/or TCLK1 are logic 1. |
| 6   | EXF4   | **Timer 4 External Flag**  
Set by hardware when either a capture or reload is caused by a high-to-low transition on the T4EX input pin and EXEN4 is logic 1. When the Timer 4 interrupt is enabled, setting this bit causes the CPU to vector to the Timer 4 ISR. This bit is not automatically cleared by hardware and must be cleared by software. |
| 5   | RCLK1  | **Receive Clock Flag for UART1**  
0: Timer 1 overflows used for receive clock  
1: Timer 4 overflows used for receive clock |
| 4   | TCLK1  | **Transmit Clock Flag for UART1**  
0: Timer 1 overflows used for transmit clock  
1: Timer 4 overflows used for transmit clock |
| 3   | EXEN4  | **Timer 4 External Enable**  
Enables high-to-low transitions on T4EX to trigger captures or reloads when Timer 4 is not operating in Baud Rate Generator mode.  
0: High-to-low transitions on T4EX ignored.  
1: High-to-low transitions on T4EX cause a capture or reload. |
| 2   | TR4    | **Timer 4 Run Control**  
0: Timer 4 disabled  
1: Timer 4 enabled |
| 1   | C/T4   | Counter/Timer Select  
0: Timer Function: Timer 4 incremented by clock defined by T4M bit (CKCON.6).  
1: Counter Function: Timer 4 incremented by high-to-low transition on external input pin (T4). |
| 0   | CP/RL4 | **Capture/Reload Select**  
EXEN4 must be logic 1 for high-to-low transitions on T4EX to be recognized and used to trigger captures or reloads. If RCLK1 or TCLK1 is set, this bit is ignored and Timer 4 will function in auto-reload mode.  
0: Auto-reload on Timer 4 overflow or high-to-low transition at T4EX (EXEN4=1)  
1: Capture on high-to-low transition at T4EX (EXEN4=1) |

Table 8.11 T4CON: Timer 4 Control Register
8.11 Timer 2 - C Programming Example

In the following code segments, we have shown how to configure the Timer 2 in Mode 1 (16-bit auto-reload) to generate an interrupt at regular interval. The code would be very similar if we were to use Timer 4.

```c
#include <c8051f020.h>

//-- This program checks the status of switch at P3.7 and if
//-- it is pressed the LED at P1.6 starts blinking
//-- Uses Timer 2 and interrupts (LED4.C)

//-- 16-bit SFR Definitions for F020 --------------------------
sfr16 T2 = 0xcc;      // Timer2
sfr16 RCAP2 = 0xca;      // Timer2 capture/reload

#define SYSCLK 2000000      //-- Uses internal oscillator 2MHz
sbit LED = P1^6;

//-- Function Prototypes ---------------------------------------
void Init_Port(void);
void Init_Timer2(unsigned int counts);
void Timer2_ISR(void);

void main(void)
{
    unsigned char blink_speed = 10;

    EA = 0;  //-- disable global interrupts
    WDTCN = 0xDE;  //-- disable watchdog timer
    WDTCN = 0xAD;

    Init_Port();
    LED = 0;
    Init_Timer2(SYSCLK/12/blink_speed);
    //-- Initialize Timer3 to generate interrupts

    EA = 1;  //-- enable global interrupts
    while(1)  //-- go on forever
    {
    }
}
```

In the `main()` function, the Watchdog timer is disabled, the Crossbar and I/O ports are configured and the Timer 2 is initialized. The endless while loop makes the program go on forever.
--- Configures the Crossbar and GPIO ports

```c
void Init_Port(void)
{
    // XBR1 = 0x00;
    XBR2 = 0x40;  // Enable Crossbar and weak pull-ups
                  // (globally)

    // Enable P1.6 (LED) as push-pull output
    P1MDOUT |= 0x40;
}
```

The crossbar configuration code is shown above in the `Init_Port` function.

--- Configure Timer2 to auto-reload and generate
// an interrupt at interval specified by <counts>
// using SYSCLK/12 as its time base.

```c
void Init_Timer2 (unsigned int counts)
{
    CKCON = 0x00;   // Define clock (T2M). Timer 2
                    // uses system clock DIV BY 12
    // CKCON |= 0x20; // if you want to use system clock

    T2CON = 0x00;
    // T2CON.1 = 0 --> T2 set for Timer function
    // (C/T2) i.e. incremented by clock defined by T2M
    // T2CON.0 = 0 --> Allow Auto-reload on Timer2
    // overflow (CP/RL2)
    // T2CON.3 = 0 --> High-to-Low transitions on
    // T2EX ignored (EXEN2)
    // T2CON.2 = 0 --> Disable Timer2

    RCAP2 = -counts;  // Init reload values in the
                     // Capture registers
    T2 = 0xFFFF;     // count register set to reload
                     // immediately when the first
                     // clock occurs
    IE |= 0x20;      // IE.5, Enable Timer 2
                     // interrupts (ET2)
    T2CON |= 0x04;   // start Timer2 by setting TR2
                     // (T2CON.2) to 1
}
```

The above code segment initializes the Timer 2 in the desired mode of operation.
void Timer2_ISR (void) interrupt 5
{
    unsigned char P3_input;
    T2CON &= ~(0x80);
    // clear TF2. This is not automatically
    // cleared, must be done by software upon
    // overflow.
    P3_input = ~P3;
    if (P3_input & 0x80)  // if bit 7 is set, then the switch
        // is pressed
        LED = ~LED;      // change state of LED
}

The above code segment will be executed each time the Timer 2 overflows.

The definition of LED is given below. The LED is connected to pin 6 of Port 0.

sbit LED = P1^6;
# 9

## ADC and DAC

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>9.0</td>
<td>Introduction</td>
<td>185</td>
</tr>
<tr>
<td>9.1</td>
<td>12-Bit ADC (ADC0)</td>
<td>186</td>
</tr>
<tr>
<td></td>
<td>Analog Multiplexer 0 (AMUX0) and PGA0, Starting ADC0 Conversions</td>
<td></td>
</tr>
<tr>
<td>9.2</td>
<td>Data Word Conversion Map (12-bit)</td>
<td>188</td>
</tr>
<tr>
<td>9.3</td>
<td>Programming ADC0</td>
<td>189</td>
</tr>
<tr>
<td>9.4</td>
<td>ADC0 SFRs</td>
<td>195</td>
</tr>
<tr>
<td></td>
<td>AMX0SL: AMUX0 Channel Selection Register, AMX0CF: AMUX0 Configuration Register, ADC0CF: ADC0 Configuration Register, ADC0CN: ADC0 Control Register</td>
<td></td>
</tr>
<tr>
<td>9.5</td>
<td>8-bit ADC (ADC1)</td>
<td>199</td>
</tr>
<tr>
<td></td>
<td>Analog Multiplexer 1 (AMUX1) and PGA1, Starting ADC1 Conversions</td>
<td></td>
</tr>
<tr>
<td>9.6</td>
<td>Data Word Conversion Map (8-bit)</td>
<td>201</td>
</tr>
<tr>
<td>9.7</td>
<td>Programming ADC1</td>
<td>201</td>
</tr>
<tr>
<td>9.8</td>
<td>ADC1 SFRs</td>
<td>206</td>
</tr>
<tr>
<td></td>
<td>AMX1SL: AMUX1 Channel Selection Register, ADC1CF: ADC1 Configuration Register, ADC1CN: ADC1 Control Register</td>
<td></td>
</tr>
<tr>
<td>9.9</td>
<td>12-bit DACs (DAC0 and DAC 1)</td>
<td>208</td>
</tr>
<tr>
<td></td>
<td>Output Scheduling, Output Scaling</td>
<td></td>
</tr>
<tr>
<td>9.10</td>
<td>Programming the DACs</td>
<td>210</td>
</tr>
<tr>
<td>9.11</td>
<td>DAC0 SFRs</td>
<td>212</td>
</tr>
<tr>
<td>Section</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>-----------</td>
<td>------------------</td>
<td>------</td>
</tr>
<tr>
<td>9.12</td>
<td>DAC1 SFRs</td>
<td>213</td>
</tr>
<tr>
<td>9.13</td>
<td>Tutorial Questions</td>
<td>214</td>
</tr>
</tbody>
</table>
9.0 Introduction

A fully integrated control system with both analog and digital capabilities is the emerging trend in the technological industry. There is currently a demand for sophisticated control systems with high-speed precision digital and analog performance. Signals in the real world are analog and have to be digitized for processing.

This chapter will introduce the analog and digital peripherals of the C8051F020. The chip contains one 8 bit and one 12 bit analog-to-digital converters (ADCs) and two 12 bit digital-to-analog converters (DACs). The C8051F020 also contains programmable gain amplifiers (PGAs), analog multiplexer (8 channel and 9 channel), two comparators, a precision voltage reference, and a temperature sensor to support analog applications. These are shown in Figure 9.1. The following sections will discuss the operation of these peripherals, as well as the SFRs used to configure them. A voltage reference has to be used when operating the ADC and DAC. Please refer to Section 2.8 for more details on setting the Voltage Reference.

Figure 9.1 Block Diagram of C8051F020
9.1 12-Bit ADC (ADC0)

The ADC0 subsystem, shown in Figure 9.2, consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0) and a 12-bit Successive Approximation Register (SAR) ADC.

ADC0 is enabled by setting AD0EN (ADC0CN.7) to 1. If this bit is 0, the ADC0 subsystem is in low power shutdown. AMUX0, PGA0 and the ADC data conversion modes are all configurable via SFRs.

Analog Multiplexer 0 (AMUX0) and PGA0

Eight of the AMUX0 channels are available for external measurements and the ninth channel is internally connected to an on-chip temperature sensor. Each of the multiplexer input pairs can be programmed to operate in either differential or single-ended mode. AMUX0 defaults to all single-ended inputs upon reset.

The two SFRs associated with AMUX0 are the Channel Selection register AMX0SL (Table 9.1) and the Configuration register AMX0CF (Table 9.3) presented in subsequent sections.

PGA0 amplifies the AMUX0 output signal by an amount determined by the ADC0 Configuration register, ADC0CF (Table 9.4). PGA0 can be...
programmed for gains of 0.5, 1, 2, 4, 8 or 16. The gain defaults to 1 on reset.

**Starting ADC0 Conversions**

Conversions can be started in four different ways, depending on the AD0CM1 and AD0CM0 bits in ADC0CN (Table 9.5). These are:

1) Software command (Writing 1 to AD0BUSY)
2) Overflow of Timer 2
3) Overflow of Timer 3
4) External signal input (rising edge of CNVSTR).

The AD0BUSY bit remains set to 1 during conversion and restored to 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the AD0INT interrupt flag. Converted data is stored in the ADC0H and ADC0L registers and can be either left or right justified in the register pair depending on the programmed state of the AD0LJST (ADC0CN.0) bit.

\[
\text{ADC0H}[3:0]:\text{ADC0L}[7:0], \text{if AD0LJST} = 0
\]
\[
(\text{ADC0H}[7:4] \text{ will be the sign-extension of } \text{ADC0H}.3 \text{ for a differential reading, otherwise } = 0000b).
\]

\[
\text{ADC0H}[7:0]:\text{ADC0L}[7:4], \text{if AD0LJST} = 1
\]
\[
(\text{ADC0L}[3:0] = 0000b).
\]

Example:

If the ADC0 output data word = FFFH (111111111111b) & AD0LJST = 0:
\[
\text{ADC0H:ADC0L} = 0FFFH (0000111111111111)
\]

If AD0LJST = 1:
\[
\text{ADC0H:ADC0L} = FFF0H (1111111111110000b)
\]
9.2 Data Word Conversion Map (12-bit)

This section shows the mapping of the ADC0 analog inputs to the ADC0 data word registers. For AD0LJST = 0:

\[ ADC0Code = V_{in} \times \frac{Gain}{V_{REF}} \times 2^n \]

where \( n = 12 \) for single-ended and \( n = 11 \) for differential inputs.

Example:

AIN0 is used as the input in single-ended mode (AMX0CF=00H and AMXSL=00H). Gain is set to 1.

<table>
<thead>
<tr>
<th>AIN0 – AGND (Volts)</th>
<th>ADC0H:ADC0L (AD0LJST=0)</th>
<th>ADC0H:ADC0L (AD0LJST=1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{REF} \times \frac{4095}{4096} )</td>
<td>0FFFH</td>
<td>FFF0H</td>
</tr>
<tr>
<td>( \frac{V_{REF}}{2} )</td>
<td>0800H</td>
<td>8000H</td>
</tr>
<tr>
<td>( V_{REF} \times \frac{2047}{4096} )</td>
<td>07FFH</td>
<td>7FF0H</td>
</tr>
<tr>
<td>0</td>
<td>0000H</td>
<td>0000H</td>
</tr>
</tbody>
</table>

Example:

AIN0 and AIN1 are used as the inputs in differential mode (AMX0CF=01H and AMXSL=00H). Gain is set to 1.
<table>
<thead>
<tr>
<th>AIN0 – AGND  (Volts)</th>
<th>ADC0H:ADC0L (AD0LJST=0)</th>
<th>ADC0H:ADC0L (AD0LJST=1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{REF} \times \frac{2047}{2048}$</td>
<td>07FFH</td>
<td>7FF0H</td>
</tr>
<tr>
<td>$\frac{V_{REF}}{2}$</td>
<td>0400H</td>
<td>4000H</td>
</tr>
<tr>
<td>$V_{REF} \times \frac{1}{2048}$</td>
<td>0001H</td>
<td>0010H</td>
</tr>
<tr>
<td>0</td>
<td>0000H</td>
<td>0000H</td>
</tr>
<tr>
<td>$-\frac{V_{REF}}{2}$</td>
<td>FFFFH (-1&lt;sub&gt;d&lt;/sub&gt;)</td>
<td>FFF0H</td>
</tr>
<tr>
<td>$-V_{REF} \times \frac{1}{2048}$</td>
<td>FC00H (-1024&lt;sub&gt;d&lt;/sub&gt;)</td>
<td>C000H</td>
</tr>
<tr>
<td>$\frac{V_{REF}}{2}$</td>
<td>F800H (-2048&lt;sub&gt;d&lt;/sub&gt;)</td>
<td>8000H</td>
</tr>
</tbody>
</table>

### 9.3 Programming ADC0

ADC0 can be programmed through the following sequence:

1) Configure the voltage reference (REF0CN)
2) Set the SAR0 conversion clock frequency and PGA0 gain (ADC0CF)
3) Configure the multiplexer input channels (AMX0CF)
4) Select the desired multiplexer input channel (AMX0SL)
5) Set the appropriate control bits and start of conversion mode and turn on ADC0 (ADC0CN)

The next multiplexer input channel (Step 3) can be selected in the ADC0 ISR after the current channel has been converted and the AD0INT bit cleared. The newly selected channel will then be converted in the next conversion cycle. When initiating conversions by setting AD0BUSY to 1, the AD0INT bit (ADC0CN.5) may be polled to determine when a conversion has completed. The recommended polling procedure is:
1. Clear AD0INT to 0
2. Set AD0BUSY to 1
3. Poll AD0INT for 1
4. Process ADC0 data

Example:

;----------------------------------------------------
; Vref setup:
; Enable internal bias generator and internal
; reference buffer, and select ADC0 reference from
; VREF0 pin.
;----------------------------------------------------

MOV REF0CN, #00000011b

;----------------------------------------------------
; System clock = 16 MHz internal oscillator.
;----------------------------------------------------

MOV OSCIN, #10000111b ;Enable 16 MHz Int Osc
IFRDY_wait: ;poll for IFRDY→1
    MOV A, OSCIN
    JNB ACC.4, IFRDY_wait

;----------------------------------------------------
; Configure ADC0 to use AIN0 as single-ended input
; only. Other inputs are not used.
;----------------------------------------------------

MOV ADC0CF, #10000000b; SAR0 Conversion
    ; clock=941 kHz approx,
    ; Gain=1
MOV AMX0CF, #00H ; 8 single-ended inputs
MOV AMX0SL, #00H ; Select AIN0 input
MOV ADC0CN, #10001101b; Enable ADC0,
    ; Continuous Tracking
    ; Mode, conversion
    ; initiated on
    ; Timer 2 overflow and
    ; left justify data
Example: Measure Temperature using on-chip sensor (9th input of ADC0)

```c
#include <c8051f020.h>

sfr16 TMR3RL   = 0x92;                    // Timer3 reload value
sfr16 TMR3     = 0x94;                    // Timer3 counter
sfr16 ADC0     = 0xbe;                    // ADC0 data

#define SYSCLK 22118400  //-- External Crystal Oscillator @22MHz

sbit LED = P1^6;
unsigned int ADC0_reading;  //-- variable to store ADC0 value

void Init_Clock(void);  //-- initialize the clock to use external clock oscillator
void Init_Port(void);    //-- Configures the Crossbar & GPIO ports
void Init_ADC0(void);    //-- Initialize the ADC1
void Init_Timer3(unsigned int counts);
void Timer3_ISR(void);   //-- ISR for Timer 3

void main(void)
{
    EA = 0;  //-- disable global interrupts
    //-- It is a good idea to disable interrupts before all the initialization
    //-- is complete
    WDTCN = 0xDE;  //-- disable watchdog timer
    WDTCN = 0xAD;
    Init_Clock();
    Init_Port();
    Init_ADC0();
    LED = 0;  //-- turn off the LED
    //-- Initialise Timer3 to generate interrupts
    Init_Timer3(SYSCLK/12/10);
    EA = 1;  //-- enable global interrupts
    while(1)  //-- go on forever
    {
    }
}```
void Init_Clock(void)
{
    OSCXCN = 0x67;  // 0110 0111b
    // External Osc Freq Control Bits (XFCN2-0) set to 111
    // because crystal frequency > 6.7 MHz
    // Crystal Oscillator Mode (XOSCMD2-0) set to 110

    //-- wait till XTLVLD pin is set
    while ( !(OSCXCN & 0x80) );

    OSCICN = 0x88;  // 1000 1000b
    //-- Bit 2 : Internal Osc. disabled (IOSCEN = 0)
    //-- Bit 3 : Uses External Oscillator as System Clock
    // (CLKSL = 1)
    //-- Bit 7 : Missing Clock Detector Enabled (MSCLKE = 1)
}

void Init_Port(void) //-- Configures the Crossbar and GPIO ports
{
    XBR1 = 0x00;
    XBR2 = 0x40;  // Enable Crossbar and weak pull-ups
    // (globally)
    P1MDOUT |= 0x40;  // Enable P1.6 (LED) as push-
    // pull output
}

void Init_Timer3 (unsigned int counts)
{
    TMR3CN = 0x00;  // Stop Timer3; Clear TF3;
    // use SYSCLK/12 as timebase

    TMR3RL = -counts;  //-- Init reload values
    TMR3 = 0xffff;  //-- set to reload immediately
    EIE2 |= 0x01;  //-- enable Timer3 interrupts
    TMR3CN |= 0x04;  //-- start Timer3 by setting TR3
    // (TMR3CN.2) to 1
void Init_ADC0(void)
{
    REF0CN = 0x07;  //--Enable internal bias generator and internal reference buffer
    // Select ADC0 reference from VREF0 pin
    // Internal Temperature Sensor ON
    ADC0CF = 0x81;  //--SAR0 conversion clock=1.3MHz
    // approx., Gain=2
    AMX0SL = 0x08; //-- Select Temp Sensor
    ADC0CN = 0x84; //-- enable ADC0, Continuous Tracking
    // Mode Conversion initiated on Timer 3
    // overflow, ADC0 data is right
    // justified
}

//--- Interrupt Service Routine

void Timer3_ISR (void) interrupt 14
{
    TMR3CN &= ~(0x80);     //-- clear TF3 flag
    //-- wait for ADC0 conversion to be over
    while ( (ADC0CN & 0x20) == 0);  //-- poll for AD0INT-->1
    ADC0_reading = ADC0;          //-- read ADC0 data
    ADC0CN &= 0xDF;   //-- clear AD0INT
}

The Timer 3 overflow is used to initiate ADC0 conversion. Timer 3 Interrupt (EIE2.0) is also enabled; hence the Timer 3 ISR is executed as soon as the ADC conversion starts. Within the Timer 3 ISR, we first reset the TF3 (Timer 3 overflow flag) and then poll the AD0INT flag, waiting for it to set to 1. The AD0INT flag is set when the ADC conversion is complete. We then read the ADC conversion value from the register ADC0 and load it into the variable \texttt{ADC0\_reading}. To see the value stored in \texttt{ADC0\_reading}, go to the code edit window in the Silicon Labs IDE and right-click on the variable name and add it to the Watch window. When you stop the program, the variable in the Watch window will be updated and you will be able to see its latest value. Instead of using the polling technique as illustrated in the above code, we could also use the ADC0 interrupt which can be enabled by setting EADC0 (EIE2.1). The ISR for ADC0 will be called each time the conversion is completed. Inside the ISR we simply need to read the ADC0 register and store the value in a variable and thereafter clear the AD0INT flag.
Example: Analog measurement using Interrupts

The ADC initialization code and the corresponding ISR are shown below:

```c
//-- ADC0_Temp_ISR.C
//--------------------------------------------------------------
void Init_ADC0(void)
{
    REF0CN = 0x07; //-- Enable internal bias generator and
    // internal reference buffer
    // Select ADC0 reference from VREF0 pin
    // Internal Temperature Sensor ON

    ADC0CF = 0x81; //-- SAR0 conversion clock=1.3MHz
    // approx., Gain=2

    AMX0SL = 0x08; //-- Select Temp Sensor
    ADC0CN = 0x84; //-- enable ADC0, Continuous Tracking
    // Mode, Conversion initiated on Timer
    // 3 overflow, ADC0 data is right
    // justified

    EIE2 |= 0x02; //-- enable ADC Interrupts
}
//--------------------------------------------------------------
void ADC0_ISR(void) interrupt 15
{
    AD0INT = 0; //-- clear ADC0 conversion complete
    // interrupt flag

    ADC0_reading = ADC0;
}
```
9.4 ADC0 SFRs

AMX0SL: AMUX0 Channel Selection Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-4</td>
<td>-</td>
<td>UNUSED. Read=0000, Write=don't care</td>
</tr>
<tr>
<td>3-0</td>
<td>AMX0AD3-0</td>
<td>AMX0 Address Bits</td>
</tr>
<tr>
<td>0000-1111: ADC Inputs selected according to Table 9.2.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 9.1 AMX0SL: AMUX0 Channel Selection Register

<table>
<thead>
<tr>
<th>Register AMUX0SL Bits 3-0 (AMX0AD3-0)</th>
<th>0000</th>
<th>0001</th>
<th>0010</th>
<th>0011</th>
<th>0100</th>
<th>0101</th>
<th>0110</th>
<th>0111</th>
<th>1xxx</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>AIN0</td>
<td>AIN1</td>
<td>AIN2</td>
<td>AIN3</td>
<td>AIN4</td>
<td>AIN5</td>
<td>AIN6</td>
<td>AIN7</td>
<td>Temp Sensor</td>
</tr>
<tr>
<td>0001</td>
<td>+(AIN0)/-(AIN1)</td>
<td>AIN2</td>
<td>AIN3</td>
<td>AIN4</td>
<td>AIN5</td>
<td>AIN6</td>
<td>AIN7</td>
<td>Temp Sensor</td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td>AIN0</td>
<td>AIN1</td>
<td>+(AIN2)/-(AIN3)</td>
<td>AIN4</td>
<td>AIN5</td>
<td>AIN6</td>
<td>AIN7</td>
<td>Temp Sensor</td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td>+(AIN0)/-(AIN1)</td>
<td>+(AIN2)/-(AIN3)</td>
<td>AIN4</td>
<td>AIN5</td>
<td>AIN6</td>
<td>AIN7</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td>AIN0</td>
<td>AIN1</td>
<td>AIN2</td>
<td>AIN3</td>
<td>+(AIN4)/-(AIN5)</td>
<td>AIN6</td>
<td>AIN7</td>
<td>Temp Sensor</td>
<td></td>
</tr>
<tr>
<td>0101</td>
<td>+(AIN0)/-(AIN1)</td>
<td>AIN2</td>
<td>AIN3</td>
<td>+(AIN4)/-(AIN5)</td>
<td>AIN6</td>
<td>AIN7</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0110</td>
<td>AIN0</td>
<td>AIN1</td>
<td>+(AIN2)/-(AIN3)</td>
<td>+(AIN4)/-(AIN5)</td>
<td>AIN6</td>
<td>AIN7</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0111</td>
<td>+(AIN0)/-(AIN1)</td>
<td>+(AIN2)/-(AIN3)</td>
<td>+(AIN4)/-(AIN5)</td>
<td>AIN6</td>
<td>AIN7</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>AIN0</td>
<td>AIN1</td>
<td>AIN2</td>
<td>AIN3</td>
<td>AIN4</td>
<td>AIN5</td>
<td>+(AIN6)/-(AIN7)</td>
<td>Temp Sensor</td>
<td></td>
</tr>
<tr>
<td>1001</td>
<td>+(AIN0)/-(AIN1)</td>
<td>AIN2</td>
<td>AIN3</td>
<td>AIN4</td>
<td>AIN5</td>
<td>+(AIN6)/-(AIN7)</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1010</td>
<td>AIN0</td>
<td>AIN1</td>
<td>+(AIN2)/-(AIN3)</td>
<td>AIN4</td>
<td>AIN5</td>
<td>+(AIN6)/-(AIN7)</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1011</td>
<td>+(AIN0)/-(AIN1)</td>
<td>+(AIN2)/-(AIN3)</td>
<td>AIN4</td>
<td>AIN5</td>
<td>+(AIN6)/-(AIN7)</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1100</td>
<td>AIN0</td>
<td>AIN1</td>
<td>AIN2</td>
<td>AIN3</td>
<td>+(AIN4)/-(AIN5)</td>
<td>+(AIN6)/-(AIN7)</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td>+(AIN0)/-(AIN1)</td>
<td>AIN2</td>
<td>AIN3</td>
<td>+(AIN4)/-(AIN5)</td>
<td>+(AIN6)/-(AIN7)</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1110</td>
<td>AIN0</td>
<td>AIN1</td>
<td>+(AIN2)/-(AIN3)</td>
<td>+(AIN4)/-(AIN5)</td>
<td>+(AIN6)/-(AIN7)</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>+(AIN0)/-(AIN1)</td>
<td>+(AIN2)/-(AIN3)</td>
<td>+(AIN4)/-(AIN5)</td>
<td>+(AIN6)/-(AIN7)</td>
<td>Temp Sensor</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 9.2 AMUX0 Channel Selection
AMX0CF: AMUX0 Configuration Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-4</td>
<td>-</td>
<td>UNUSED. Read=0000, Write=don’t care</td>
</tr>
</tbody>
</table>
| 3   | AIN67IC| **AIN6, AIN7 Input Pair Configuration Bit**  
0: AIN6 and AIN7 are independent single-ended inputs  
1: AIN6, AIN7 are (respectively) +,- differential input pair |
| 2   | AIN45IC| **AIN4, AIN5 Input Pair Configuration Bit**  
0: AIN4 and AIN5 are independent single-ended inputs  
1: AIN4, AIN5 are (respectively) +,- differential input pair |
| 1   | AIN23IC| **AIN2, AIN3 Input Pair Configuration Bit**  
0: AIN2 and AIN3 are independent single-ended inputs  
1: AIN2, AIN3 are (respectively) +,- differential input pair |
| 0   | AIN01IC| **AIN0, AIN1 Input Pair Configuration Bit**  
0: AIN0 and AIN1 are independent single-ended inputs  
1: AIN0, AIN1 are (respectively) +,- differential input pair |

Table 9.3  AMX0CF: AMUX0 Configuration Register

The ADC0 Data Word is in 2’s complement format for channels configured as differential input.
ADC0CF: ADC0 Configuration Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-3 | AD0SC4-0 | ADC0 SAR0 Conversion Clock frequency Bits  
SAR0 Conversion clock is derived from system clock by the following equation, where AD0SC refers to the 5 bit value in AD0SC4-0 and CLK\textsubscript{SAR0} refers to the desired ADC0 SAR0 conversion clock frequency.

\[
AD0SC = \frac{SYSCLK}{CLK_{SAR0}} - 1
\]

| 2-0 | AMP0GN2-0 | ADC0 Internal Amplifier Gain (PGA)  
000: Gain = 1  
001: Gain = 2  
010: Gain = 4  
011: Gain = 8  
10x: Gain = 16  
11x: Gain = 0.5 |

Table 9.4 ADC0CF: ADC0 Configuration Register

The conversion clock has a maximum frequency of **2.5MHz**.

\[
CLK_{SAR0} = \frac{SYSCLK}{AD0SC + 1}
\]

If the System Clock Frequency is 16 MHz and AD0SC4-0 is set to 10000b, then the SAR0 conversion frequency is 16MHz/17 = 941.176 KHz. Hence if the value loaded in ADC0CF is 10000000, then the SAR0 conversion frequency will be 941 KHz approximately and the PGA0 gain will be set to 1.
### ADC0CN: ADC0 Control Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | AD0EN  | **ADC0 Enable Bit**  
|     |        | 0: ADC0 Disabled.  
|     |        | 1: ADC0 Enabled. ADC0 is active and ready for data conversions. |
| 6   | AD0TM  | **ADC0 Track Mode Bit**  
|     |        | 0: Continuous tracking unless a conversion is in process.  
|     |        | ADC has to be enabled.  
|     |        | 1: Tracks when CNVSTR is low, converts on rising edge of CNVSTR. |
| 5   | AD0INT | **ADC0 Conversion Complete Interrupt Flag**  
|     |        | NOTE: This flag must be cleared by software  
|     |        | 0: ADC0 has not completed a data conversion since the last time this flag was cleared  
|     |        | 1: ADC0 has completed a data conversion |
| 4   | AD0BUSY| **ADC0 Busy Bit**  
|     |        | 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD0INT is set on the falling edge of AD0BUSY.  
|     |        | 1: ADC0 Conversion is in progress. |
| 3-2 | AD0CM1-0| **ADC0 Start of Conversion Mode Select**  
|     |        | If AD0TM=0:  
|     |        | 00: ADC0 conversion initiated on every write of ‘1’ to AD0BUSY  
|     |        | 01: ADC0 conversion initiated on overflow of Timer 3  
|     |        | 10: ADC0 conversion initiated on rising edge of external CNVSTR  
|     |        | 11: ADC0 conversion initiated on overflow of Timer 2  
|     |        | If AD0TM=1:  
|     |        | 00: Tracking starts with the write of ‘1’ to AD0BUSY and lasts for 3 SAR clocks, followed by conversion.  
|     |        | 01: Tracking started by overflow of Timer 3 and last for 3 SAR clocks, followed by conversion.  
|     |        | 10: ADC0 tracks only when CNVSTR input is 0, conversion starts on rising CNVSTR edge.  
|     |        | 11: Tracking started by overflow of Timer 2 and last for 3 SAR clocks, followed by conversion. |
| 1   | AD0WINT| **ADC0 Window Compare Interrupt Flag**  
|     |        | NOTE: This bit must be cleared by software. |
| 0   | AD0LJST| **ADC0 Left Justify Select**  
|     |        | 0: Data in ADC0H:ADC0L registers are right justified.  
|     |        | 1: Data in ADC0H:ADC0L registers are left justified. |

Table 9.5 ADC0CN: ADC0 Control Register (Bit Addressable)
The ADC0H and ADC0L registers are used to store the MSB and LSB of the ADC0 data word respectively.

The ADC0GTH, ADC0GTL, ADC0LTH and ADC0LTL registers are the ADC0 Greater-Than and Less-Than registers respectively. These registers are used in the ADC0 Programmable Window Detector mode to store the 16 bit limits for the ADC0 output. The Programmable Window Detector mode is used to save code space and CPU bandwidth to deliver faster system response times. An interrupt is generated when an out-of-bound condition is detected.

9.5 8-Bit ADC (ADC1)

The ADC1 subsystem consists of an 8-channel, configurable analog multiplexer (AMUX1), a programmable gain amplifier (PGA1) and an 8 bit SAR ADC as shown in Figure 9.3. Its operation is essentially similar to the ADC0 subsystem, but with minor differences, e.g. ADC1 does not support the Programmable Window Detector mode and has 5 Start of Conversion modes instead of 4.

ADC1 is enabled by setting AD1EN (ADC1CN.7) to 1. If this bit is 0, the ADC1 subsystem is in low power shutdown. AMUX1, PGA1 and the ADC data conversion modes are all configurable via SFRs.
AMUX1 and PGA1

Eight of the AMUX1 input channels are available for measurement and operate in the single-ended mode only. The channels are selected by the AMX1SL SFR (Table 9.6). PGA1 amplifies the AMUX1 output signal by an amount determined by the ADC1 Configuration register, ADC1CF (Table 9.7). PGA1 can be programmed for gains of 0.5, 1, 2 or 4. The gain defaults to 0.5 on reset.

The analog inputs have to be configured explicitly by clearing the appropriate bits in the P1MDIN register. The AIN1 pins are mapped to Port 1, otherwise Port 1 pins are set to digital I/O mode by default.

Example:

```
MOV P1MDIN,#00000111b ; P1.7 to P1.3: analog input
 ; P1.2 to P1.0: digital input
```

Starting ADC1 Conversions

Conversions can be started in five different ways, depending on the ADC1 Start of Conversion Mode bits (AD1CM2-0) in register ADC1CN (Table 9.8).

1) Software command (Writing 1 to AD1BUSY),
2) Overflow of Timer 2
3) Overflow of Timer 3
4) External signal input (Rising edge of CNVSTR)
5) Writing ‘1’ to the AD0BUSY (ADC0CN.4). i.e., initiate conversion of ADC1 and ADC0 with a single software command.

During conversion, the AD1BUSY bit remains set to 1 and is restored to 0 when the conversion is complete. The falling edge of AD1BUSY triggers an interrupt (when enabled) and sets the AD1INT interrupt flag. Converted data is stored in the ADC1 data word register, ADC1.
9.6 Data Word Conversion Map (8-bit)

The mapping of the ADC1 analog inputs to the ADC1 data word register is much simpler. There is only one mode of input and the data word does not need to be justified.

\[ ADC1\text{Code} = Vin \times \frac{Gain}{VREF} \times 256 \]

Example:

Suppose AIN1.0 is used as the analog input (AMX1SL=00H):

<table>
<thead>
<tr>
<th>AIN1.0 – AGND (Volts)</th>
<th>ADC1</th>
</tr>
</thead>
<tbody>
<tr>
<td>( VREF \times \frac{255}{256} )</td>
<td>FFH</td>
</tr>
<tr>
<td>( \frac{VREF}{2} )</td>
<td>80H</td>
</tr>
<tr>
<td>( VREF \times \frac{127}{256} )</td>
<td>7FH</td>
</tr>
<tr>
<td>0</td>
<td>00H</td>
</tr>
</tbody>
</table>

9.7 Programming ADC1

ADC1 can be programmed through the following sequence:

1) Configure the voltage reference (REF0CN)
2) Configure appropriate pins on Port 1 as analog input (P1MDIN)
3) Set the SAR1 conversion clock frequency and PGA1 gain (ADC1CF)
4) Select the desired multiplexer input channel (AMX1SL)
5) Set the appropriate control bits and start of conversion mode and turn on ADC1 (ADC1CN)

A similar polling procedure may be used to determine when a conversion has completed if conversions are initiated by setting AD1BUSY to 1.
1. Clear AD1INT to 0
2. Set AD1BUSY to 1
3. Poll AD1INT for 1
4. Process ADC1 data

Example:

;----------------------------------------------------
; Vref setup:
; Enable internal bias generator and internal
; reference buffer, and select ADC1 reference from
; VREF1 pin.
;----------------------------------------------------

MOV REF0CN, #00000011b

;----------------------------------------------------
; System clock = 16 MHz internal oscillator.
;----------------------------------------------------

MOV OSCIN, #10000111b ;Enable 16 MHz Int Osc
IFRDY_wait:    ;poll for IFRDY→1
    MOV A, OSCIN
    JNB ACC.4, IFRDY_wait

MOV P1MDIN, #11111110b; P1.0 configured as
; analog input
MOV ADC1CF, #10000001b; SAR1 Conversion
; clock=941 kHz approx,
; Gain=1
MOV AMX1SL, #00H ; Select AIN1.0 input
MOV ADC1CN, #10000010b; Enable ADC1,
; Continuous Tracking
; Mode and conversion
; initiated on Timer 3
; overflow.
Example: Measuring Analog Input using ADC1

```c
#include <c8051f020.h>

sfr16 TMR3RL = 0x92; // Timer3 reload value
sfr16 TMR3 = 0x94; // Timer3 counter

#define SYSCLK 16000000 //-- Internal Osc. 16MHz
sbit LED = P1^6;
unsigned char ADC1_reading; //-- variable to store ADC1 value

void main(void)
{
    EA = 0; //-- disable global interrupts
    WDTCN = 0xDE; //-- disable watchdog timer
    WDTCN = 0xAD;
    Init_Clock();
    Init_Port();
    Init_ADC1();
    LED = 0; //-- turn off the LED
    //-- Initialize Timer3 to generate interrupts
    Init_Timer3(SYSCLK/12/10);
    EA = 1; //-- enable global interrupts
    while(1) //-- go on forever
    {
    }
}```
// Initialises the clock source

void Init_Clock(void)
{
    OSCICN = 0x87;  //-- 10000111b
    //-- Enable 16 MHz Internal Oscillator
    //-- and use it as System Clock
    //-- Missing Clock Detector Enabled

    while ( (OSCICN & 0x10) == 0);  //-- poll for IFRDY -> 1
}

// Configures the Crossbar and GPIO ports

void Init_Port(void)
{
    XBR1 = 0x00;
    XBR2 = 0x40;  //-- Enable Crossbar and weak pull-ups
    //   (globally)
    P1MDIN = 0xFE;  //-- P1.0 configured as analog input
    //   11111110b, rest all output
    P1MDOUT |= 0x40;  //-- Enable P1.6 (LED) as push-pull
    //   output
    P1 |= 0x01;  //-- Disable output driver for P1.0 by
    //   setting P1.0=1
}

// Configure Timer3 to auto-reload and generate an interrupt
// at interval specified by <counts> using SYSCLK/12 as its
// time base.

void Init_Timer3 (unsigned int counts)
{
    TMR3CN = 0x00;  //-- Stop Timer3; Clear TF3;
    //-- use SYSCLK/12 as timebase

    TMR3RL = -counts;  //-- Init reload values
    TMR3  = 0xffffff;  //-- set to reload immediately
    EIE2 |= 0x01;  //-- enable Timer3 interrupts
    TMR3CN |= 0x04;  //-- start Timer3 by setting TR3
    //   (TMR3CN.2) to 1
}

```c
// Init_ADC1() function
void Init_ADC1(void)
{
    REF0CN = 0x03; // Enable internal bias generator and
    // internal reference buffer
    // Select ADC1 reference from VREF1 pin
    ADC1CF = 0x81; // SAR1 conversion clock=941KHz
    // approx., Gain=1
    AMX1SL = 0x00; // Select AIN1.0 input
    ADC1CN = 0x82; // enable ADC1, Continuous Tracking
    // Mode, Conversion initiated on Timer
    // 3 overflow
}

// Interrupt Service Routine
void Timer3_ISR (void) interrupt 14
{
    TMR3CN &= ~(0x80);  // clear TF3 flag

    //-- wait for ADC1 conversion to be over
    while ( (ADC1CN & 0x20) == 0); //-- poll for AD1INT-->1
    ADC1_reading = ADC1; //-- read ADC1 data
    ADC1CN &= 0xDF;      //-- clear AD1INT
}
```

In this example we have again used Timer 3 to initiate the ADC1 conversion. Polling technique has been used to detect the completion of ADC conversion.

To see the value stored in `ADC1_reading`, go to the code edit window in the Silicon Labs IDE and right-click on the variable name and add it to the Watch window. When you stop the program, the variable in the Watch window will be updated and you will be able to see its latest value.

Instead of using the polling technique as illustrated in the above code, we could also use the ADC1 interrupt which can be enabled by setting EADC1 (EIE2.3). The ISR for ADC1 will be called each time the conversion is completed. Inside the ISR we simply need to read the ADC1 register and store the value in a variable and thereafter clear the AD1INT flag.
9.8 ADC1 SFRs

AMX1SL: AMUX1 Channel Select Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-3</td>
<td>-</td>
<td>UNUSED. Read=00000, Write=don’t care</td>
</tr>
</tbody>
</table>
| 3-0 | AMX1AD2-0 | **AMX1 Address Bits**  
|     |         | 000: AIN1.0 selected  
|     |         | 001: AIN1.1 selected  
|     |         | 010: AIN1.2 selected  
|     |         | 011: AIN1.3 selected  
|     |         | 100: AIN1.4 selected  
|     |         | 101: AIN1.5 selected  
|     |         | 110: AIN1.6 selected  
|     |         | 111: AIN1.7 selected  |

Table 9.6 AMX1SL: AMUX1 Channel Select Register

ADC1CF: ADC1 Configuration Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-3 | AD1SC4-0 | **ADC1 SAR Conversion Clock frequency Bits**  
|     |         | SAR Conversion clock is derived from system clock by the following equation, where AD1SC refers to the 5 bit value in AD1SC4-0, and CLK\textsubscript{SAR1} refers to the desired ADC1 SAR conversion clock frequency.  
|     |         | \( AD1SC = \frac{SYSCLK}{CLK\textsubscript{SAR1}} - 1 \)  
| 2   | -      | UNUSED. Read=0, Write=don’t care |
| 1-0 | AMP1GN1-0 | **ADC1 Internal Amplifier Gain (PGA)**  
|     |         | 00: Gain = 0.5  
|     |         | 01: Gain = 1  
|     |         | 10: Gain = 2  
|     |         | 11: Gain = 4  |

Table 9.7 ADC1CF: ADC1 Configuration Register

CLK\textsubscript{SAR1} has a maximum frequency of 6MHz.
# ADC1CN: ADC1 Control Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | AD1EN  | **ADC1 Enable Bit**  
|     |        | 0: ADC1 Disabled. Low-power shutdown mode.  
|     |        | 1: ADC1 Enabled. ADC1 is active and ready for data conversions. |
| 6   | AD1TM  | **ADC1 Track Mode Bit**  
|     |        | 0: Continuous tracking unless a conversion is made. ADC has to be enabled.  
|     |        | 1: Tracks when CNVSTR is low, converts on rising edge of CNVSTR. |
| 5   | AD1INT | **ADC1 Conversion Complete Interrupt Flag**  
|     |        | NOTE: This flag must be cleared by software  
|     |        | 0: ADC1 has not completed a data conversion since the last time this flag was cleared  
|     |        | 1: ADC1 has completed a data conversion |
| 4   | AD1BUSY| **ADC1 Busy Bit**  
|     |        | 0: ADC1 Conversion is complete or a conversion is not currently in progress. AD1INT is set on the falling edge of AD1BUSY.  
|     |        | 1: ADC1 Conversion is in progress. |
| 3-1 | AD1CM2-0 | **ADC1 Start of Conversion Mode Select**  
|     |        | If AD1TM=0:  
|     |        | 000: ADC1 conversion initiated on every write of ‘1’ to AD1BUSY  
|     |        | 001: ADC1 conversion initiated on overflow of Timer 3  
|     |        | 010: ADC1 conversion initiated on rising edge of external CNVSTR  
|     |        | 011: ADC1 conversion initiated on overflow of Timer 2  
|     |        | 1xx: ADC1 conversion initiated on write of ‘1’ to AD0BUSY (synchronize with ADC0 software commanded conversions)  
|     |        | If AD0TM=1:  
|     |        | 000: Tracking starts with the write of ‘1’ to AD1BUSY and lasts for 3 SAR1 clocks, followed by conversion.  
|     |        | 001: Tracking started by overflow of Timer 3 and last for 3 SAR1 clocks, followed by conversion.  
|     |        | 010: ADC1 tracks only when CNVSTR input is 0, conversion starts on rising CNVSTR edge.  
|     |        | 011: Tracking started by overflow of Timer 2 and last for 3 SAR1 clocks, followed by conversion.  
|     |        | 1xx: Tracking starts on write of ‘1’ to AD0BUSY and lasts 3 SAR1 clocks, followed by conversion. |
| 0   | -      | **UNUSED. Read=0, Write=don’t care** |

Table 9.8  ADC1CN: ADC1 Control Register
9.9 12-Bit DACs (DAC0 and DAC1)

The DAC subsystem consists of two 12-bit DACs: DAC0 and DAC1. The two DACs are functionally identical and each is configured via the respective control registers, DAC0CN and DAC1CN. Figure 9.4 shows the functional block diagram of the two DACs.

The DACs have an output swing of 0 V to VREF for a corresponding input code range of 000H to FFFH. The voltage reference for each DAC is supplied at the VREFD pin as explained in Chapter 2, section 2.8.
Output Scheduling

The DACs have four modes of output scheduling:

1) Output on Demand (Writing to high byte of DACx data word register, DACxH)
2) Timer 2 Overflow
3) Timer 3 Overflow
4) Timer 4 Overflow

NOTE: x = 0 or 1

The Output on Demand mode is the default mode. In this mode, the DAC output is updated when DACxH is written to.

Writes to DACxL are held and have no effect on the DACx output until DACxH is written to. Therefore, to write a 12 bit data word at full resolution to DACx, the write sequence should be DACxL, followed by DACxH.

The DACs can be used in 8 bit mode by initializing DACxL to the desired value (typically 00H) and writing data to only DACxH. See section on Output Scaling.

In the Timer Overflow modes, the DAC outputs are updated by a timer overflow independently of the processor. Writes to both DAC data registers (DACxL and DACxH) are held until an associated timer overflow event occurs. The DACxH:DACxL contents are then copied to the DAC input latches, allowing the DAC output to change to the new value.

Timer Overflow Modes are useful for scheduling outputs at periodic intervals, e.g. waveform generation at a defined output frequency.
Output Scaling

The format of the 12 bit data word in the DACxH and DACxL registers can be configured by setting the appropriate DACxDF bits (DACxCN.[2:0]). The five data word orientations are shown in Figure 9.5.

DACxDF2-0 = 000:

<table>
<thead>
<tr>
<th>DACxH</th>
<th>DACxL</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td>LSB</td>
</tr>
</tbody>
</table>

001:

<table>
<thead>
<tr>
<th>DACxH</th>
<th>DACxL</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td>LSB</td>
</tr>
</tbody>
</table>

010:

<table>
<thead>
<tr>
<th>DACxH</th>
<th>DACxL</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td>LSB</td>
</tr>
</tbody>
</table>

011:

<table>
<thead>
<tr>
<th>DACxH</th>
<th>DACxL</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td>LSB</td>
</tr>
</tbody>
</table>

1xx:

<table>
<thead>
<tr>
<th>DACxH</th>
<th>DACxL</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td>LSB</td>
</tr>
</tbody>
</table>

Figure 9.5 DAC Data Format

9.10 Programming the DACs

DACx can be programmed through the following sequence:

1) Configure the voltage reference (REF0CN).

2) Load the data word registers with the desired 12 bit digital value (DACxH and DACxL).

3) Set the appropriate output scheduling mode and data word format, and turn on DACx (DACxCN.7).

4) Set up and run the appropriate timers if applicable.
Example:

;----------------------------------------------------
; Vref setup:
; Enable internal bias generator and internal
; reference buffer. Pins 1-2 of J22 on the C8051F020
; development board must be connected to use the
; internal voltage reference generated as input to
; VREFD
;----------------------------------------------------

MOV REF0CN, #00000011b

;----------------------------------------------------
; DAC0 Setup
;----------------------------------------------------

MOV DAC0H, #0FFh
MOV DAC0L, #0h
MOV DAC0CN, #10010100b; Enable DAC0 in left
; justified mode and
; update on Timer4 overflow

;----------------------------------------------------
; Timer 4 Setup
; NOTE: System clock = 22.1184 MHz external
; oscillator
;----------------------------------------------------

ORL CKCON, #00100000b ; Timer 4 uses system clock
MOV RCAP4L, #0Fh ; Set reload time to 0xFF0F
MOV RCAP4H, #0FFh ; FFFF-FF0F = SYSCLK/DAC
; sampling rate
; DAC sampling time=92160 Hz
MOV TL4, RCAP4L ; Initialize TL4 & TH4 before
MOV TH4, RCAP4H ; counting
MOV T4CON, #00000100b ; Start Timer 4 in 16 bit
; auto-reload mode
## 9.11 DAC0 SFRs

### DAC0CN: DAC0 Control Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | DAC0EN | **DAC0 Enable Bit**  
0: DAC0 disabled. DAC0 is in low power shutdown mode and the output pin is in a high impedance state.  
1: DAC0 enabled. DAC0 is operational and the output pin is active. |
| 6-5 | -      | UNUSED. Read=00, Write=don't care |
| 4-3 | DAC0MD1-0 | **DAC0 Mode Bits**  
00: DAC output updates occur on write to DAC0H.  
01: DAC output updates occur on Timer 3 overflow.  
10: DAC output updates occur on Timer 4 overflow.  
11: DAC output updates occur on Timer 2 overflow. |
| 2-0 | DAC0DF2-0 | **DAC0 Data Format Bits. See Figure 9.5**  
000: The most significant 4 bits of the DAC0 Data Word are in DAC0H[3:0], while the least significant 8 bits are in DAC0L[7:0].  
001: The most significant 5 bits of the DAC0 Data Word are in DAC0H[4:0], while the least significant 7 bits are in DAC0L[7:1].  
010: The most significant 6 bits of the DAC0 Data Word are in DAC0H[5:0], while the least significant 6 bits are in DAC0L[7:2].  
011: The most significant 7 bits of the DAC0 Data Word are in DAC0H[6:0], while the least significant 5 bits are in DAC0L[7:3].  
1xx: The most significant 8 bits of the DAC0 Data Word are in DAC0H[7:0], while the least significant 4 bits are in DAC0L[7:4]. |

Table 9.9 DAC0CN: DAC0 Control Register

DAC0H and DAC0L are used to store the most significant and least significant DAC0 data word respectively.
### 9.12 DAC1 SFRs

**DAC1CN: DAC1 Control Register**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>DAC1EN</td>
<td><strong>DAC1 Enable Bit</strong>&lt;br&gt;0: DAC1 disabled. DAC1 is in low power shutdown mode and the output pin is in a high impedance state.&lt;br&gt;1: DAC1 enabled. DAC1 is operational and the output pin is active.</td>
</tr>
<tr>
<td>6-5</td>
<td>-</td>
<td>UNUSED. Read=00, Write=don’t care</td>
</tr>
<tr>
<td>4-3</td>
<td>DAC1MD1-0</td>
<td><strong>DAC1 Mode Bits</strong>&lt;br&gt;00: DAC output updates occur on write to DAC1H.&lt;br&gt;01: DAC output updates occur on Timer 3 overflow.&lt;br&gt;10: DAC output updates occur on Timer 4 overflow.&lt;br&gt;11: DAC output updates occur on Timer 2 overflow.</td>
</tr>
<tr>
<td>2-0</td>
<td>DAC1DF2-0</td>
<td><strong>DAC1 Data Format Bits. See Figure 9.5</strong>&lt;br&gt;000: The most significant 4 bits of the DAC1 Data Word are in DAC1H[3:0], while the least significant 8 bits are in DAC1L[7:0].&lt;br&gt;001: The most significant 5 bits of the DAC1 Data Word are in DAC1H[4:0], while the least significant 7 bits are in DAC1L[7:1].&lt;br&gt;010: The most significant 6 bits of the DAC1 Data Word are in DAC1H[5:0], while the least significant 6 bits are in DAC1L[7:2].&lt;br&gt;011: The most significant 7 bits of the DAC1 Data Word are in DAC1H[6:0], while the least significant 5 bits are in DAC1L[7:3].&lt;br&gt;1xx: The most significant 8 bits of the DAC1 Data Word are in DAC1H[7:0], while the least significant 4 bits are in DAC1L[7:4].</td>
</tr>
</tbody>
</table>

Table 9.10 DAC1CN: DAC1 Control Register

DAC1H and DAC1L are used to store the most significant and least significant DAC1 data word respectively.
9.13 Tutorial Questions

1. Which are the five SFRs that should be configured when programming ADC0? (Hint: refer to Figure 9.2 and Section 9.4)

2. Which are the four extra SFRs that have to be configured when using ADC0 in the “Programmable Window Detector” mode?

3. What are the 4 possible events that can trigger ADC0 to start conversion?

4. What are the largest and smallest input voltage values recognized before the output is clipped at the full scale range if ADC0 is configured in single-ended input mode?

5. What are the largest and smallest input voltage values recognized before the output is clipped at the full scale range if ADC0 is configured in differential input mode?

6. Suppose ADC0 is configured such that all 8 inputs are single-ended. Show the contents of AMX0CF and AMX0SL if we want to convert channel 5.

7. Which are the five SFRs that should be configured when programming ADC1? (Hint: refer to Figure 9.3 and Section 9.8)

8. Which are the 5 possible events that can trigger ADC0 to start conversion?

9. What is ADC1's operational mode and what are the largest and smallest input voltage values recognized before the output is clipped at the full scale range?

10. Which are the four SFRs that should be configured when programming DAC1? (Hint: refer to Figure 9.4 and Section 9.12)

11. What are the 4 possible events that can be used to schedule the DACs output?

12. What is the DAC0 and DAC1 full scale output voltage swing?

13. What are the 5 data word formats that can be used with the DACs?
10

Serial Communication

10.0 Introduction 216
10.1 UART0 and UART1 217
10.2 Programming the UARTs 219
10.3 Operation Modes 220
   8-Bit Shift Register (Mode 0) – Optional, 8-Bit UART with Variable Baud Rate (Mode 1), 9-Bit UART with Fixed Baud Rate (Mode 2), 9-Bit UART with Variable Baud Rate (Mode 3)
10.4 Interrupt Flags 225
10.5 UARTx SFRs 227
   SCONx: UARTx Control Register, PCON: Power Control Register
10.6 Blinking LED at Different Frequencies – C Programming Example 229
10.7 Tutorial Questions 233
10.0 Introduction

With serial communication, data is transferred one bit at a time. An interface device converts the CPU’s parallel data and transmits it across a single link to another device. This data has to be reconstructed again before it can be understood by the device.

There are 2 types of serial communication – asynchronous and synchronous.

With asynchronous communication, the transmitter and receiver do not share a common clock. The transmitter shifts the data onto the serial line using its own clock. The transmitter also adds the start, stop and parity check bits as shown in Figure 10.1. The receiver will extract the data using its own clock and convert the serial data back to the parallel form after stripping off the start, stop and parity bits.

![Figure 10.1 Asynchronous Serial Data Format](image)

Asynchronous transmission is easy to implement but less efficient as it requires an extra 2-3 control bits for every 8 data bits. This method is usually used for low volume transmission.

In the synchronous mode, blocks of data bytes are sent at a time over a serial line as shown in Figure 10.2. The data block is padded with one or more synchronizing bytes so that the receiver can identify which group of bits in the serial stream are data bits. A header is also included to inform the receiver about the number of data bytes in the block and other relevant information. At the tail end of the block are the error check bytes and the trailer consisting of synchronizing bytes. The error check bytes allow the receiver to detect any errors that might have occurred during the transmission.
Chapter 10 Serial Communication

The 8051 includes on-chip devices called Universal Asynchronous Receiver/Transmitters (UART) for serial communication. The essential operation of a UART is parallel-to-serial conversion of output data and serial-to-parallel conversion of input data. As the name suggests, only asynchronous serial communications is supported.

UARTs are programmable devices capable of independent operation without much intervention from the CPU. In most cases, the CPU initializes the device to perform a particular operation and then merely sends the data to the device for conversion. The device appears transparent to the CPU.

The UART takes the data byte and adds a single start bit. It then sends the start bit followed by the data bits (LSB first) out through the serial transmission line. Depending on how the device was initially configured, a parity bit may or may not be added followed by one or two stop bits.

The start and stop bits help to ‘frame’ the data byte such that the receiving end can determine and extract the data. The parity bit is used to detect transmission errors and not to correct the corrupted data.

The output of the UART (in serial format) is passed through a voltage level shifter to invert and convert the TTL logic levels to RS-232C logic levels of ±12V. This signal is then transmitted to other external devices via the serial link as shown in Figure 10.3.

10.1 UART0 and UART1

The UARTs on the C8051F020 (UART0 & UART1) can operate in several modes over a wide range of frequencies. They feature full duplex operation (simultaneous transmission and reception) and receiver buffering, allowing one character to be received and held in a
buffer while a second is being received. If the CPU reads the first character before the second has been fully received, data are not lost. A Receive Overrun bit indicates when new received data is latched into the receiver buffer before the previous received byte is read.

NOTE: x = 0 or 1. The two UARTs are functionally identical.

The UART block diagram is shown in Figure 10.4. Each UART is accessed by two SFRs, SBUFx and SCONx. The Serial Port Buffer (SBUFx) is essentially two buffers - writing loads data to be transmitted and reading accesses received data. These are two separate and distinct buffers (registers): the transmit write-only buffer and the receive read-only register.

The Serial Port Control register (SCONx) contains status and control bits. The control bits set the operating mode for the serial port, and status bits indicate the end of the character transmission or reception. The status bits are tested in software (polling) or programmed to cause an interrupt.

The serial port frequency of operation, or baud rate, can be fixed (derived from the on-chip oscillator) or variable. If a variable baud rate is used, Timer 1 supplies the baud rate clock and must be programmed accordingly.

In the following sections we will discuss the operational modes of the UARTs and the steps required to configure them for use.
## 10.2 Programming the UARTs

The UARTs can be programmed through the following sequence:

1) Configure the digital crossbar (XBR0 or XBR2) to enable UART operation.

2) Initialize the appropriate Timers for desired baud rate generation.

3) Enable/disable the baud rate doubler SMODx (PCON)

4) Select the serial port operation mode and enable/disable UART reception (SCONx)
The digital crossbars have to be configured to enable TXx and RXx as external I/O pins (XBR0.2 for UART0 and XBR2.2 for UART1). In addition XBARE (XBR2.6) must be set to 1 to enable the crossbar.

Example:

```assembly
ORL XBR0,#00000100b ;Enable UART0 I/O
ORL XBR2,#01000000b ;Enable Crossbar
ORL CKCON,#00010000b ;Timer 1 uses system clock
                     ;of 22.1184MHz
MOV TMOD,#20h         ;Timer1 mode 2, 8 bit auto
                     ;reload
MOV TH1, #F4h         ;Baud rate = 115200
SETB TR1              ;Start Timer 1
ORL PCON,#80h         ;Disable UART0 baud rate div-
                     ;by-2
MOV SCON0,#01010000b ;UART0 mode 1 and enable RX
```

10.3 Operation Modes

The UARTs have four modes of operation, selectable by configuring the SM bits in SCONx. Three modes enable asynchronous communications (Modes 1 to 3) while the fourth mode (Mode 0) operates as a simple shift register.

8-Bit Shift Register (Mode 0)

Mode 0 is selected by clearing the SM0x and SM1x bits of SCONx (refer to Table 10.1 in section 10.5). Serial data enters and exits through RXx while TXx outputs the shift clock. Mode 0 interconnect schematic is shown in Figure 10.5

![Figure 10.5 UARTx Mode 0 Interconnect Diagram](image)
Eight data bits are transmitted or received on the RXx pin with the LSB first, and the TIx, Transmit Interrupt Flag (SCONx.1) is set at the end of the 8th bit time. The baud rate is fixed at

\[
\frac{SYSCLK}{12}
\]

Data transmission begins when an instruction writes a data byte to the SBUFx register. Data are shifted out on RXx with clock pulses sent out TXx (Figure 10.6). Each transmitted bit is valid on the RXx pin for 1 machine cycle.

Data reception begins when the RENx Receive Enable bit (SCONx.4) is set to 1 and the RIx Receive Interrupt Flag (SCONx.0) is cleared. One cycle after the eighth bit is shifted in, the RIx flag is set and reception stops until software clears the RIx bit. An interrupt will occur if enabled when either TIx or RIx are set.

The general rule is to set RENx at the beginning of a program to initialize the UART and then clear RIx to begin a data input operation. When RIx is cleared, clock pulses are written out to TXx, beginning the next machine cycle and data are clocked in from RXx.

RXx is used for both data input and output and TXx serves as the clock. The clocking of data into the UART occurs on the rising edge of TXx.

\[\text{Mode 0 Transmit}\]

RXx (Data out) \[\begin{array}{cccccccc} D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7 \end{array}\]

TXx (CLK out)

\[\text{Mode 0 Receive}\]

RXx (Data in) \[\begin{array}{cccccccc} D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7 \end{array}\]

TXx (CLK out)

Figure 10.6  Timing Diagram of Mode 0
A possible application of this mode is to expand the output capability of the chip. A serial-to-parallel shift register IC can be connected to the TXx and RXx pins to provide an extra 8 output lines as shown in Figure 10.5. Additional shift registers may be cascaded to the first for further expansion.

In Mode 0, an external pull-up is typically required because RXx is forced to open-drain.

**8-Bit UART with Variable Baud Rate (Mode 1)**

Mode 1 is selected when SM0x = 0 and SM1x = 1. It provides standard asynchronous, full duplex serial communication. 10 bits are transmitted on TXx or received on RXx for each data byte. These consist of a start bit (always 0), the eight data bits (LSB first), and a stop bit (always 1). For a receive operation, the eight data bits are stored in SBUFx and the stop bit goes into RB8x (SCONx.2).

The baud rate is set by the overflow rate of Timer 1, Timer 2 (UART0) or Timer 4 (UART1), or a combination of two (T1 and T2, or T1 and T4), one for transmit and the other for receive. The UARTs can use Timer 1 operating in **8-Bit Auto-Reload Mode**, or Timers 2 or 4 operating in **Baud Rate Generator Mode** to generate the baud rate. The TXx and RXx clocks are selected separately. If TCLKx and/or RCLKx (in T2CON / T4CON register) are set to logic 0, Timer 1 acts as the baud rate source for the TXx and/or RXx circuits, respectively. Please refer to Chapter 8 for complete timer configuration details.

The Mode 1 baud rate equations are shown below (for the use of Timer 1 and for the use of Timer 2 or 4), where T1M is the Timer 1 Clock Select bit (CKCON), TH1 is the 8-bit reload register for Timer 1, SMODx is the UARTx baud rate doubler (register PCON) and [RCAPzH , RCAPzL] is the 16-bit reload register for Timers 2 or 4. z = 2 or 4.

\[
\text{BaudRate} = \left( \frac{2^{\text{SMODx}}}{32} \right) \times \left( \frac{\text{SYSCLK} \times 12^{(T1M-1)}}{256 - TH1} \right)
\]

for Timer 1
Data transmission is initiated by writing to SBUFx. Data are shifted onto TXx beginning with the start bit, followed by the eight data bits, then the stop bit. The period for each bit is the reciprocal of the baud rate as programmed in the timer. The TIx Transmit Interrupt Flag (SCONx.1) is set at the beginning of the stop-bit time.

Data reception can begin any time after the RENx Receive Enable bit (SCONx.4) is set to 1. Reception is initiated by a 1-to-0 transition on RXx. The incoming bit stream is sampled in the middle of each bit period (Figure 10.7). The receiver includes “false start bit detection”, ensuring that a start bit is valid and not triggered by noise. This works by requiring a stop bit to be detected eight counts after the first 1-to-0 transition. If this does not occur, it is assumed that the 1-to-0 transition was triggered by noise and is not a valid start bit. The receiver is reset and returns to the idle state, looking for the next 1-to-0 transition.

If a valid start bit was detected, character reception continues. The start bit is skipped, the 8 data bits are stored in SBUFx, the stop bit is stored in RB8x and the RIx flag is set. However, these only occur if the following conditions exist:

1. RIx = 0
2. SM2x = 0 (stop bit ignored) or SM2x = 1 and the received stop bit = 1

If these conditions are not met, SBUFx and RB8x will not be loaded and the RIx flag will not be set. An interrupt will occur if enabled when either TIx or RIx is set. The requirement that RIx = 0 ensures that software has read the previous character (and cleared RIx).
9-Bit UART with Fixed Baud Rate (Mode 2)

Mode 2 is selected when SM0x = 1 and SM1x = 0. 11 bits are transmitted or received, a start bit, eight data bits, a programmable ninth data bit, and a stop bit (Figure 10.8). On transmission, the ninth bit is whatever has been put in TB8x in SCONx. It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On reception, the ninth bit received is placed in RB8x and the stop bit is ignored.

If the communications require 8 data bits plus even parity, the following example can be used to transmit the 8 bits in ACC with even parity added in the 9th bit. If odd parity is required, the carry bit can be complemented before moving to TB80.

Example:

```
MOV C, P ; Put even parity bit in TB80 this
MOV TB80, C ; becomes the 9th data bit.
MOV SBUF0, A ; Move 8 bits from ACC to SBUF0
```

NOTE: SCON0 is bit addressable but SCON1 is byte addressable.

The baud rate in this mode is either 1/32nd or 1/64th of the system clock frequency, depending on the value of the SMODx bit in the PCON SFR (SMOD0 for UART0 and SMOD1 for UART1). The baud rate is given by the following equation-

\[
BaudRate = 2^{SMODx} \times \left( \frac{SYSCLK}{64} \right)
\]

![Figure 10.8 Timing Diagram of Mode 2 and Mode 3](image-url)
Data transmission begins when an instruction writes a data byte to SBUFx. The Tlx Transmit Interrupt Flag (SCONx.1) is set at the beginning of the stop bit time. Data reception can begin any time after the RENx Receive Enable bit (SCONx.4) is set to 1. After the stop bit is received, the data byte will be loaded into the SBUFx receive register if Rlx is 0 and one of the following conditions is met:

1. SM2x = 0 (9th bit ignored)
2. SM2x = 1, the received 9th bit = 1 and the received address matches the UARTx address.

Both modes 2 and 3 support multiprocessor communications and hardware address recognition.

9-Bit UART with Variable Baud Rate (Mode 3)

Mode 3 is the same as Mode 2 except the baud rate is generated by the programmable timer as in Mode 1. In fact, modes 1, 2, and 3 are very similar. The differences lie in the baud rates (fixed in mode 2, variable in modes 1 and 3) and in the number of data bits (8 in mode 1, 9 in modes 2 and 3).

Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable 9th data bit, and a stop bit.

10.4 Interrupt Flags

The Receive and Transmit flags (Rlx and Tlx) in SCONx play an important role in serial communications. Both the bits are set by hardware but must be cleared by software.

Rlx is set at the end of character reception and indicates "receive buffer full". This condition is tested in software (polled) or programmed to cause an interrupt. See Chapter 11 for more information on interrupts. If the application wishes to input (i.e. read) a character from the device connected to the serial port (e.g. COM1 port of PC), it must wait until Rlx is set, then clear Rlx and read the character from SBUFx.

Example:

```
WAIT: JNB RI0,WAIT ; Check RI0 until set
CLR RI0 ; Clear RI0
MOV A,SBUF0 ; Read character
```
TIx is set at the end of character transmission and indicates “transmit buffer empty”. If the application wishes to send a character to the device connected to the serial port, it must first check that the serial port is ready. If a previous character was sent, we must wait until transmission is finished before sending the next character.

Example:

```
WAIT: JNB TI0,WAIT ; Check TI0 until set
CLR TI0 ; Clear TI0
MOV SBUF0,A ; Send character
```

The receive and transmit instruction sequences above are usually part of standard input character and output character subroutines. The following example illustrates a subroutine called OUTCHR which transmits the 7-bit ASCII code in the accumulator out UART0, with odd parity as the 8th bit.

Example:

```
OUTCHR: MOV C,P ; Put parity bit in C flag
CPL C ; Change to odd parity
MOV ACC.7,C ; Add to character code
AGAIN: JNB TI0,AGAIN ; TX empty? No: check again
CLR TI0 ; Yes: clear flag
MOV SBUF0,A ; and send
CLR ACC.7 ; Strip off parity bit
RET
```

The OUTCHR subroutine is a building block and is of little use by itself. At a “higher level”, this subroutine is called to transmit a single character or a string of characters.

Example:

```
MOV A,#'Z' ; Transmit ASCII code for "Z" to serial port
CALL OUTCHR
```
### 10.5 UARTx SFRs

#### SCONx: UARTx Control Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7-6 | SM0x-SM1x | **Serial Port Operation Mode**  
00: Mode 0: Shift Register Mode  
01: Mode 1: 8 Bit UART, Variable Baud Rate  
10: Mode 2: 9 Bit UART, Fixed Baud Rate  
11: Mode 3: 9 Bit UART, Variable Baud Rate |
| 5   | SM2x   | **Multiprocessor Communication Enable**  
The function of this bit depends on the Serial Port Operation Mode.  
Mode 0: No effect.  
Mode 1: Checks for valid stop bit.  
0: Logic level of stop bit is ignored.  
1: RIx will only be activated if stop bit is 1  
Mode 2 & 3: Multiprocessor Communications Enable.  
0: Logic level of 9th bit is ignored.  
1: RIx is set and an interrupt is generated only when the 9th bit is 1 and the received address matches the UARTx address or broadcast address. |
| 4   | RENx   | **Receive Enable**  
0: UARTx reception disabled  
1: UARTx reception enabled |
| 3   | TB8x   | **9th Transmission Bit**  
The logic level of this bit will be assigned to the 9th transmission bit in Modes 2 & 3. It is not used in Modes 0 & 1.  
Set or cleared by software as required. |
| 2   | RB8x   | **9th Receive Bit**  
This bit is assigned the logic level of the 9th bit received in Modes 2 & 3. In Mode 1, if SM2x is 0, RB8x is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. |
| 1   | TIx    | **Transmit Interrupt Flag**  
Set by hardware when a byte of data has been transmitted by UARTx (after the 8th bit in Mode 0, or at the beginning of the stop bits in other modes). When the UARTx interrupt is enabled, setting this bit causes the CPU to vector to the UARTx ISR. This bit must be cleared manually by software. |
| 0   | RIx    | **Receive Interrupt Flag**  
Set by hardware when a byte of data has been received by UARTx (as selected by the SM2x bit). When the UARTx interrupt is enabled, setting this bit causes the CPU to vector to the UARTx ISR. This bit must be cleared manually by software. |

Table 10.1 SCONx: UARTx Control Register
The other registers associated with the UARTs are SBUFx, SADDRx and SADENx. SBUFx accesses 2 registers, a transmit shift register and a receive latch register. When data is written to SBUFx, it goes to the transmit shift register and is held for serial transmission. Writing a byte to SBUFx initiates transmission. A read of SBUFx returns the contents of the receive latch. SADDRx and SADENx deal with slave addresses and will not be discussed here.

### PCON: Power Control Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>SMOD0</td>
<td><em>UART0 Baud Rate Doubling Enable</em>&lt;br&gt;0: UART0 baud rate divide-by-two enabled.&lt;br&gt;1: UART0 baud rate divide-by-two disabled.</td>
</tr>
<tr>
<td>6</td>
<td>SSTAT0</td>
<td><em>UART0 Enhanced Status Mode Select</em></td>
</tr>
<tr>
<td>5</td>
<td>Reserved</td>
<td>Read is undefined. Must write 0.</td>
</tr>
<tr>
<td>4</td>
<td>SMOD1</td>
<td><em>UART1 Baud Rate Doubling Enable</em>&lt;br&gt;0: UART1 baud rate divide-by-two enabled.&lt;br&gt;1: UART1 baud rate divide-by-two disabled.</td>
</tr>
<tr>
<td>3</td>
<td>SSTAT1</td>
<td><em>UART1 Enhanced Status Mode Select</em></td>
</tr>
<tr>
<td>2</td>
<td>Reserved</td>
<td>Read is undefined. Must write 0.</td>
</tr>
<tr>
<td>1</td>
<td>STOP</td>
<td><em>STOP Mode Select</em>&lt;br&gt;This bit will always read ‘0’. Writing a ‘1’ will place the microcontroller into STOP mode. (Turns off oscillator).</td>
</tr>
<tr>
<td>0</td>
<td>IDLE</td>
<td><em>IDLE Mode Select</em>&lt;br&gt;This bit will always read ‘0’. Writing a ‘1’ will place the microcontroller into IDLE mode. (Shuts off clock to CPU, but clock to Timers, Interrupts, and all peripherals remain active).</td>
</tr>
</tbody>
</table>

Table 10.2  PCON: Power Control Register
10.6 Blinking LED at Different Frequencies – C Programming Example

In this program, the Green LED (P1.6) on the target C8051F020 development board blinks at different speeds – slow, medium and fast. It receives a command on the UART0 port from a program running on the PC. The user interface of the PC program is shown in Figure 10.9

![Figure 10.9](image)

The user may click on the desired radio button and click the Send button to send the command to the target board. The command sent is a one byte data – 0x01 for slow, 0x02 for medium and 0x03 for fast blinking speed respectively. The serial communication is at a baud rate of 115200. The baud rate is generated using Timer 1. Each time a new command is received by the program running on C8051F020, the blinking speed of the LED is altered accordingly. The program code is given below:
-- This program makes the LED at P1.6 blink at different speeds (SerialComm.C)
-- Uses Timer 3 and interrupts for the blinking frequency
-- Uses the external crystal oscillator 22.11845 MHz
-- Receives commands from PC to change the blinking speed
-- Timer 1 is used to generate Baud rate for UART0

#include <c8051f020.h>

--- 16-bit SFR Definitions for 'F02x
---

sfr16 TMR3RL  = 0x92;  // Timer3 reload value
sfr16 TMR3    = 0x94;  // Timer3 counter

--- Global CONSTANTS
---
#define BLINKCLK 2000000

sbit LED = P1^6;
unsigned char LED_count;
unsigned char blink_speed;
char received_byte;
unsigned short new_cmd_received;  // set each time new
                                   // command is received

--- function prototypes -----------------------------
void Init_Clock(void);  // initialize the clock to use external
                        // crystal oscillator
void Init_Port(void);   // Configures the Crossbar and GPIO
                        // ports
void Init_UART0(void);  // configure and initialize the UART0
                        // serial comm
void Init_Timer3(unsigned int counts);
void Timer3_ISR(void);  // ISR for Timer 3
void UART0_ISR(void);  // ISR for UART0

---

void Init_Clock(void)
{
    OSCXCN = 0x67;  //-- 0110 0111b
    //-- External Osc Freq Control Bits (XFCN2-0) set to 111
    // because crystal frequency > 6.7 MHz
    //-- Crystal Oscillator Mode (XOSCMD2-0) set to 110

    //-- wait till XTLVLD pin is set
    while ( !(OSCXCN & 0x80) );

    OSCICN = 0x88;  //-- 1000 1000b
    //-- Bit 2 : Internal Osc. disabled (IOSCEN = 0)
    //-- Bit 3 : Uses External Oscillator as System Clock
    // (CLKSL = 1)
    //-- Bit 7 : Missing Clock Detector Enabled (MSCLKE = 1)
void Init_Port(void)  //-- Configures the Crossbar & GPIO ports
{
    XBR0 = 0x04;  //-- Enable UART0
    XBR1 = 0x00;
    XBR2 = 0x40;  //-- Enable Crossbar and weak pull-ups
                  //   (globally)
P0MDOUT |= 0x01;  //-- Enable TX0 as a push-pull o/p
P1MDOUT |= 0x40;  //-- Enable P1.6 (LED) as push-
                  //   pull output
}

void Init_UART0(void)
{
    //-- set up Timer 1 to generate the baud rate (115200)
    //   for UART0
    CKCON |= 0x10;  //-- T1M=1; Timer 1 uses the system clock
                  //   22.11845 MHz
    TMOD = 0x20;  //-- Timer 1 in Mode 2 (8-bit auto-
                  //   reload)
    TH1 = 0xF4;  //-- Baud rate = 115200
    TR1 = 1;  //-- start Timer 1 (TCON.6 = 1)
    T2CON &= 0xCF;  //-- Timer 1 overflows used for receive &
                  //   transmit clock (RCLK0=0, TCLK0=0)

    //-- Set up the UART0
    PCON |= 0x80;  //-- SMOD0=1 (UART0 baud rate divide-by-2
                  //   disabled)
    SCON0 = 0x50;  //-- UART0 Mode 1, Logic level of stop
                   //   bit ignored and Receive enabled

    //-- enable UART0 interrupt
    IE |= 0x10;
    IP |= 0x10;  //-- set to high priority level

    RI0 = 0;  //-- clear the receive interrupt flag;
              //   ready to receive more
}

void Init_Timer3 (unsigned int counts)
{
    TMR3CN = 0x00;  //-- Stop Timer3; Clear TF3;
                  //-- use SYSCLK/12 as time base

    TMR3RL = -counts;  //-- Init reload values
    TMR3 = 0xffff;  //-- set to reload immediately
    EIE2 |= 0x01;  //-- enable Timer3 interrupts
    TMR3CN |= 0x04;  //-- start Timer3 by setting TR3
                   //   (TMR3CN.2) to 1
}
--- This routine changes the state of the LED whenever Timer3 overflows.
void Timer3_ISR (void) interrupt 14
{
    TMR3CN &= ~(0x80);  // clear TF3

    LED_count++;  
    if ((LED_count % 10) == 0)  // do every 10th count
    {
        LED = ~LED;  // change state of LED
        LED_count = 0;
    }
}

//-------------------------------------------------------------------------------
void UART0_ISR(void) interrupt 4
{
    // pending flags RI0 (SCON0.0) and TI0(SCON0.1)
    if ( RI0 == 1)  // interrupt caused by received byte
    {
        received_byte = SBUF0;  // read the input buffer
        RI0 = 0;  // clear the flag
        new_cmd_received=1;
    }
}

//-------------------------------------------------------------------------------
void main(void)
{
    blink_speed = 10;  received_byte = 2;
    new_cmd_received = 0; LED_count = 0;  LED = 0;
    EA = 0;  // disable global interrupts
    WDTCN = 0xDE;  // disable watchdog timer
    WDTCN = 0xAD;
    Init_Clock();  Init_Port();
    Init_Timer3(BLINKCLK/12/blink_speed);  Init_UART0();
    EA = 1;  // enable global interrupts
    while(1)  // go on forever
    {
        if (new_cmd_received == 1)
        {
            switch (received_byte)
            {
                case 1 : blink_speed = 1; break;  // slow
                case 2 : blink_speed = 10; break;  // medium
                case 3 : blink_speed = 50; break;  // fast
                default : blink_speed = 10; break;
            }
            EA = 0;
            Init_Timer3(BLINKCLK/12/blink_speed);
            EA = 1;  // enable interrupts
            new_cmd_received = 0;
        }
    }
}
# 11 Interrupts

11.0 **Introduction** 236  
11.1 **Interrupt Organization** 236  
   Interrupts Handler, Priority Level Structure  
11.2 **Interrupt Process** 239  
11.3 **Interrupt Vectors** 239  
11.4 **External Interrupts** 240  
11.5 **Interrupt Latency** 241  
11.6 **Interrupt SFRs** 241  
   IE: Interrupt Enable, IP: Interrupt Priority, EIE1: Extended Interrupt Enable 1, EIE2: Extended Interrupt Enable 2, EIP1: Extended Interrupt Priority 1, EIP2: Extended Interrupt Priority 2, P3IF: Port 3 Interrupt Flag Register  
11.7 **Tutorial Questions** 249
11.0 Introduction

An interrupt is an event or an occurrence of a condition which causes a temporary suspension of the current program. Control is then passed to another special software sub-routine, called the Interrupt Service Routine (ISR). The ISR handles and executes the operations that must be undertaken in response to the interrupt. Once it finishes its task, it will return control back to the original program, which resumes from where it was left off.

Sometimes multiple interrupts may happen at the same time. In situations like this, the CPU needs to decide which interrupt should be serviced first. This is usually done according to a pre-determined sequence and importance of the interrupt. This is termed as interrupt service priority.

11.1 Interrupt Organization

The C8051F020 supports 22 interrupt sources as summarized in Table 11.1, including 4 external interrupts, 5 timer interrupts and 2 serial port interrupts. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or an external source meets a valid interrupt condition, the associated interrupt-pending flag is set to 1. Once a system is reset, all the interrupts will be disabled, and they must be enabled individually by software.

In the case when two or more interrupts occur simultaneously while another is being serviced, there are two approaches to be considered. One is the polling sequence and another is a two-level priority scheme. The polling sequence is fixed while the interrupt priority level is software programmable.

Interrupt Handler

Each interrupt source can be individually enabled or disabled through the use of associated interrupt enable bit in the SFRs IE, EIE1 and EIE2 (Tables 11.2, 11.4, and 11.5). However one must set the global enable/disable bit, EA (IE.7), to logic 1 before any individual interrupt is enabled. If the EA bit is ‘0’, none of the interrupt sources will be recognized by the CPU regardless of their interrupt enable settings.
Example:

```
SETB EA  ; Enable Global Enable bit
ORL EIE2,#4H    ; Enable Timer4 interrupt

; the second instruction can be replaced by
; SETB EIE2.2
```

If interrupts are enabled and the interrupt pending (status) flag remains set after the CPU completes the RETI instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

If interrupts are disabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal.

**Priority Level Structure**

Each interrupt source can be individually programmed to one of two priority levels, low or high, through an associated interrupt priority bit in the SFRs IP, EIP1 and EIP2 (Tables 11.3, 11.6, and 11.7). These three SFRs are cleared upon a system reset to put all interrupts at low priority by default. A low priority ISR is pre-empted by a high priority interrupt. A high priority interrupt cannot be pre-empted.

If two interrupt request of different priority levels are recognized simultaneously, the one with higher priority level will be serviced first. If both the requests have the same priority level, an internal polling sequence decides which request is serviced first. Thus within each priority level there is a second priority structure determined by the polling sequence as listed in the Priority Order Column in Table 11.1. In short, the ‘priority within level’ structure is used to resolve simultaneous interrupt requests of the same priority level.
<table>
<thead>
<tr>
<th>Interrupt Source</th>
<th>Interrupt Vector</th>
<th>Priority Order</th>
<th>Pending Flag</th>
<th>Enable Flag</th>
<th>Priority Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>0000</td>
<td>Top</td>
<td>None</td>
<td>Always Enabled</td>
<td>Always Highest</td>
</tr>
<tr>
<td>External Interrupt 0 (INT0)</td>
<td>0003</td>
<td>0</td>
<td>IE0 (TCON.1)</td>
<td>EX0 (IE.0)</td>
<td>PX0 (IP.0)</td>
</tr>
<tr>
<td>Timer 0 Overflow</td>
<td>000B</td>
<td>1</td>
<td>TF0 (TCON.5)</td>
<td>ET0 (IE.1)</td>
<td>PT0 (IP.1)</td>
</tr>
<tr>
<td>External Interrupt 1 (INT1)</td>
<td>0013</td>
<td>2</td>
<td>IE1 (TCON.3)</td>
<td>EX1 (IE.2)</td>
<td>PX1 (IP.2)</td>
</tr>
<tr>
<td>Timer 1 Overflow</td>
<td>001B</td>
<td>3</td>
<td>TF1 (TCON.7)</td>
<td>ET1 (IE.3)</td>
<td>PT1 (IP.3)</td>
</tr>
<tr>
<td>UART0</td>
<td>0023</td>
<td>4</td>
<td>RI0 (SCON0.0) /TI0 (SCON0.1)</td>
<td>ES0 (IE.4)</td>
<td>PS0 (IP.4)</td>
</tr>
<tr>
<td>Timer 2 Overflow</td>
<td>002B</td>
<td>5</td>
<td>TF2 (T2CON.7)</td>
<td>ET2 (IE.5)</td>
<td>PT2 (IP.5)</td>
</tr>
<tr>
<td>Serial Peripheral Interface</td>
<td>0033</td>
<td>6</td>
<td>SPIF (SPI0CN.7)</td>
<td>ESPi0 (EIE1.0)</td>
<td>PSPi0 (EIP1.0)</td>
</tr>
<tr>
<td>SMBus Interface</td>
<td>003B</td>
<td>7</td>
<td>SI (SMB0CN.3)</td>
<td>ESMB0 (EIE1.1)</td>
<td>PSMB0 (EIP1.1)</td>
</tr>
<tr>
<td>ADC0 Window Comparator</td>
<td>0043</td>
<td>8</td>
<td>AD0WINT (ADC0CN.2)</td>
<td>EWADC0 (EIE1.2)</td>
<td>PWADC0 (EIP1.2)</td>
</tr>
<tr>
<td>Programmable Counter Array</td>
<td>004B</td>
<td>9</td>
<td>CF (PCA0CN.7) /CCFn (PCA0CN.n)</td>
<td>EPCA0 (EIE1.3)</td>
<td>PPCA0 (EIP1.3)</td>
</tr>
<tr>
<td>Comparator 0 Falling Edge</td>
<td>0053</td>
<td>10</td>
<td>CP0FIF (CPT0CN.4)</td>
<td>ECP0F (EIE1.4)</td>
<td>PCP0F (EIP1.2)</td>
</tr>
<tr>
<td>Comparator 0 Rising Edge</td>
<td>005B</td>
<td>11</td>
<td>CP0RIF (CPT0CN.5)</td>
<td>ECP0R (EIE1.5)</td>
<td>PCP0R (EIP1.5)</td>
</tr>
<tr>
<td>Comparator 1 Falling Edge</td>
<td>0063</td>
<td>12</td>
<td>CP1FIF (CPT1CN.4)</td>
<td>ECP1F (EIE1.6)</td>
<td>PCP1F (EIP1.6)</td>
</tr>
<tr>
<td>Comparator 1 Rising Edge</td>
<td>006B</td>
<td>13</td>
<td>CP1RIF (CPT1CN.5)</td>
<td>ECP1R (EIE1.7)</td>
<td>PCP1R (EIP1.7)</td>
</tr>
<tr>
<td>Timer 3 Overflow</td>
<td>0073</td>
<td>14</td>
<td>TF3 (TMR3CN.7)</td>
<td>ET3 (EIE2.0)</td>
<td>PT3 (EIP2.0)</td>
</tr>
<tr>
<td>ADC0 End of Conversion</td>
<td>007B</td>
<td>15</td>
<td>AD0INT (ADC0CN.5)</td>
<td>EADC0 (EIE2.1)</td>
<td>PADC0 (EIP2.1)</td>
</tr>
<tr>
<td>Timer 4 Overflow</td>
<td>0083</td>
<td>16</td>
<td>TF4 (T4CON.7)</td>
<td>ET4 (EIE2.2)</td>
<td>PT4 (EIP2.2)</td>
</tr>
<tr>
<td>ADC1 End of Conversion</td>
<td>008B</td>
<td>17</td>
<td>AD1INT (ADC1CN.5)</td>
<td>EADC1 (EIE2.3)</td>
<td>PADC1 (EIP2.3)</td>
</tr>
<tr>
<td>External Interrupt 6</td>
<td>0093</td>
<td>18</td>
<td>IE6 (PRT3IF.5)</td>
<td>EX6 (EIE2.4)</td>
<td>PX6 (EIP2.4)</td>
</tr>
<tr>
<td>External Interrupt 7</td>
<td>009B</td>
<td>19</td>
<td>IE7 (PRT3IF.6)</td>
<td>EX7 (EIE2.5)</td>
<td>PX7 (EIP2.5)</td>
</tr>
<tr>
<td>UART1</td>
<td>00A3</td>
<td>20</td>
<td>RI1 (SCON1.0) /TI1 (SCON1.1)</td>
<td>ES1 (EIE2.6)</td>
<td>PS1 (EIP2.6)</td>
</tr>
<tr>
<td>External Crystal OSC Ready</td>
<td>00AB</td>
<td>21</td>
<td>XTLVLD (OS CXCN.7)</td>
<td>EXVLD (EIE2.7)</td>
<td>PXVLD (EIP2.7)</td>
</tr>
</tbody>
</table>

Table 11.1 Interrupt Summary
**11.2 Interrupt Process**

Once an interrupt has been received and accepted by the CPU, the interrupt handling routine is activated as follows:

- a) The CPU completes executing the current instruction
- b) The CPU saves the Program Counter (PC) value by pushing it on the stack.
- c) The PC is then loaded with the vector address of ISR
- d) The ISR is executed.

The execution of ISR proceeds until the RETI (Return from Interrupt) instruction is encountered. The RETI instruction informs the CPU that the interrupt subroutine has finished. The top two bytes from the stack are then popped and loaded into the Program Counter (PC). The CPU will continue executing the instruction from this PC address, which is the place where the execution of the main program was left off in order to invoke the ISR. Some interrupt pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. This has an advantage of preventing a further interrupt within an interrupt. However, if the interrupt flag is not cleared by the hardware, then it is the programmer’s responsibility to clear it, using some software means, upon entering the ISR. If an interrupt pending flag remains set after the CPU completes the RETI instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

**11.3 Interrupt Vectors**

The Table 11.1 shows various interrupts sources and their associated vector addresses. For example, the External Interrupt 1 (/INT1) has a vector address of 0013H and Timer 1 interrupt’s vector is at 001BH. The vector address is the starting address of the ISR; this is the address which CPU will load into PC when it encounters an interrupt.

The example below shows a template of how a timer 4 interrupt can be used:
Example:

```
CSEG AT 0
LJMP MAIN

ORG 0083H ; vector address of
          ; timer 4
LJMP TIMER4INT

MYCODE SEGMENT CODE
RSEG MYCODE ; switch to this code
             ; segment
USING 0 ; use register bank 0

MAIN: . ; main program entry point
      .
      .

TIMER4INT: .
           . ; Timer 4 ISR Code
           .
RETI ; Return to main program
```

If the ISR is small (8 bytes or less), there is no need to jump to a different area in memory. One can use the memory space between the two adjacent interrupt vectors to write the short ISR program.

### 11.4 External Interrupts

The external interrupt sources can be programmed to be level-activated (low) or transition-activated (negative edge) on /INT0 or /INT1. These two external interrupt sources are configured by bits IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively.

If a /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by hardware when the CPU vectors to the ISR.

When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It
must then deactivate the interrupt request before execution of the ISR completes otherwise another interrupt request will be generated.

The other 2 external interrupts (External Interrupts 6 & 7) are edge-sensitive inputs and can be configured to trigger on a positive or negative edge. The interrupt-pending flags and configuration bits for these interrupts are in the Port 3 Interrupt Flag Register (Table 11.8).

11.5 Interrupt Latency

Interrupt latency is the time lapsed from when an interrupt is asserted to when the CPU begins the ISR execution. It depends very much on the state of the CPU when the interrupt occurs. The fastest response time is 5 system clock cycles, 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR.

If an interrupt is pending when RETI is executed, then a single instruction needs to be executed before an LCALL is made to service the pending interrupt. Therefore the maximum response time will be 18 system clock cycles; example - 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR.

11.6 Interrupt SFRs

The SFRs used to enable the interrupt sources and set their priority level are described in this section. Please refer to the appropriate chapter for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).
### IE: Interrupt Enable

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | EA     | **Enable All Interrupts**  
|     |        | 0: Disable all interrupt sources.  
|     |        | 1: Enable each interrupt according to its individual mask setting. |
| 6   | IEGF0  | **General Purpose Flag 0**  
|     |        | This is a general purpose flag for use under software control. |
| 5   | ET2    | **Enable Timer 2 Interrupt**  
|     |        | 0: Disable Timer 2 Interrupt.  
|     |        | 1: Enable interrupt requests generated by TF2 (T2CON.7). |
| 4   | ES0    | **Enable UART0 Interrupt**  
|     |        | 0: Disable UART0 Interrupt.  
|     |        | 1: Enable UART0 Interrupt. |
| 3   | ET1    | **Enable Timer 1 Interrupt**  
|     |        | 0: Disable Timer 1 Interrupt.  
|     |        | 1: Enable interrupt requests generated by TF1 (TCON.7). |
| 2   | EX1    | **Enable External Interrupt 1**  
|     |        | 0: Disable external interrupt 1.  
|     |        | 1: Enable interrupt request generated by the /INT1 pin. |
| 1   | ET0    | **Enable Timer 0 Interrupt**  
|     |        | 0: Disable Timer 0 Interrupt.  
|     |        | 1: Enable interrupt requests generated by TF0 (TCON.5). |
| 0   | EX0    | **Enable External Interrupt 0**  
|     |        | 0: Disable external interrupt 0.  
|     |        | 1: Enable interrupt request generated by the /INT0 pin. |

Table 11.2 IE (Interrupt Enable)
## IP: Interrupt Priority

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-6</td>
<td>-</td>
<td>UNUSED. Read=11, Write=don’t care</td>
</tr>
</tbody>
</table>
| 5   | PT2    | **Timer 2 Interrupt Priority Control**  
0: Timer 2 interrupt priority determined by default priority order.  
1: Timer 2 interrupts set to high priority level.  |
| 4   | PS0    | **UART0 Interrupt Priority Control**  
0: UART0 interrupt priority determined by default priority order.  
1: UART0 interrupts set to high priority level.  |
| 3   | PT1    | **Timer 1 Interrupt Priority Control**  
0: Timer 1 interrupt priority determined by default priority order.  
1: Timer 1 interrupts set to high priority level.  |
| 2   | PX1    | **External Interrupt 1 Priority Control**  
0: External Interrupt 1 interrupt priority determined by default priority order.  
1: External Interrupt 1 interrupts set to high priority level.  |
| 1   | PT0    | **Timer 0 Interrupt Priority Control**  
0: Timer 0 interrupt priority determined by default priority order.  
1: Timer 0 interrupts set to high priority level.  |
| 0   | PX0    | **External Interrupt 0 Priority Control**  
0: External Interrupt 0 priority determined by default priority order.  
1: External Interrupt 0 set to high priority level.  |

Table 11.3  IP (Interrupt Priority)
## EIE1: Extended Interrupt Enable 1

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>ECP1R</td>
<td><strong>Enable Comparator1 (CP1) Rising Edge Interrupt</strong>&lt;br&gt;0: Disable CP1 Rising Edge interrupt.&lt;br&gt;1: Enable interrupt requests generated by CP1RIF (CPT1CN.5).</td>
</tr>
<tr>
<td>6</td>
<td>ECP1F</td>
<td><strong>Enable Comparator1 (CP1) Falling Edge Interrupt</strong>&lt;br&gt;0: Disable CP1 Falling Edge interrupt.&lt;br&gt;1: Enable interrupt requests generated by CP1FIF (CPT1CN.4).</td>
</tr>
<tr>
<td>5</td>
<td>ECP0R</td>
<td><strong>Enable Comparator0 (CP0) Rising Edge Interrupt</strong>&lt;br&gt;0: Disable CP0 Rising Edge interrupt.&lt;br&gt;1: Enable interrupt requests generated by CP0RIF (CPT0CN.5).</td>
</tr>
<tr>
<td>4</td>
<td>ECP0F</td>
<td><strong>Enable Comparator0 (CP0) Falling Edge Interrupt</strong>&lt;br&gt;0: Disable CP0 Falling Edge interrupt.&lt;br&gt;1: Enable interrupt requests generated by CP0FIF (CPT0CN.4).</td>
</tr>
<tr>
<td>3</td>
<td>EPCA0</td>
<td><strong>Enable Programmable Counter Array (PCA0) Interrupt</strong>&lt;br&gt;0: Disable all PCA0 interrupts.&lt;br&gt;1: Enable interrupt requests generated by PCA0.</td>
</tr>
<tr>
<td>2</td>
<td>EWADC0</td>
<td><strong>Enable Window Comparison ADC0 Interrupt</strong>&lt;br&gt;0: Disable ADC0 Window Comparison Interrupt.&lt;br&gt;1: Enable Interrupt request generated by ADC0 Window Comparisons.</td>
</tr>
<tr>
<td>1</td>
<td>ESMB0</td>
<td><strong>Enable System Management Bus (SMBus0) Interrupt</strong>&lt;br&gt;0: Disable all SMBus interrupts.&lt;br&gt;1: Enable interrupt requests generated by SI (SMB0CN.3).</td>
</tr>
<tr>
<td>0</td>
<td>ESPI0</td>
<td><strong>Enable Serial Peripheral Interface (SPI0) Interrupt</strong>&lt;br&gt;0: Disable all SPI0 interrupts.&lt;br&gt;1: Enable interrupt requests generated by SPIF (SPI0CN.7).</td>
</tr>
</tbody>
</table>

Table 11.4 EIE1 (Extended Interrupt Enable 1)
## EIE2: Extended Interrupt Enable 2

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | EXVLD  | **Enable External Clock Source Valid (XTLVLD) Interrupt**  
0: Disable XTLVLD interrupt.  
1: Enable interrupt requests generated by XTLVLD (OXCXCN.7) |
| 6   | ES1    | **Enable UART1 Interrupt**  
0: Disable UART1 Interrupt.  
1: Enable UART1 Interrupt. |
| 5   | EX7    | **Enable External Interrupt 7**  
0: Disable external interrupt 7.  
1: Enable interrupt request generated by the External Interrupt 7 input pin. |
| 4   | EX6    | **Enable External Interrupt 6**  
0: Disable external interrupt 6.  
1: Enable interrupt request generated by the External Interrupt 6 input pin. |
| 3   | EADC1  | **Enable ADC1 End of Conversion Interrupt**  
0: Disable ADC1 End of Conversion interrupt.  
1: Enable interrupt requests generated by the ADC1 End of Conversion Interrupt. |
| 2   | ET4    | **Enable Timer 4 Interrupt**  
0: Disable Timer 4 Interrupt.  
1: Enable interrupt requests generated by TF4 (T4CON.7). |
| 1   | EADC0  | **Enable ADC0 End of Conversion Interrupt**  
0: Disable ADC0 End of Conversion interrupt.  
1: Enable interrupt requests generated by the ADC0 End of Conversion Interrupt. |
| 0   | ET3    | **Enable Timer 3 Interrupt**  
0: Disable Timer 3 Interrupt.  
1: Enable interrupt requests generated by TF3 (TMR3CN.7). |

Table 11.5 EIE2 (Extended Interrupt Enable 2)
### EIP1: Extended Interrupt Priority 1

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | PCP1R  | **Comparator1 (CP1) Rising Interrupt Priority Control**  
0: CP1 Rising interrupt set to low priority level.  
1: CP1 Rising interrupt set to high priority level. |
| 6   | PCP1F  | **Comparator1 (CP1) Falling Interrupt Priority Control**  
0: CP1 Falling interrupt set to low priority level.  
1: CP1 Falling interrupt set to high priority level. |
| 5   | PCP0R  | **Comparator0 (CP0) Rising Interrupt Priority Control**  
0: CP0 Rising interrupt set to low priority level.  
1: CP0 Rising interrupt set to high priority level. |
| 4   | PCP0F  | **Comparator0 (CP0) Falling Interrupt Priority Control**  
0: CP0 Falling interrupt set to low priority level.  
1: CP0 Falling interrupt set to high priority level. |
| 3   | PPCA0  | **Programmable Counter Array (PCA0) Interrupt Priority Control**  
0: PCA0 interrupt set to low priority level.  
1: PCA0 interrupt set to high priority level. |
| 2   | PWADC0 | **ADC0 Window Comparator Interrupt Priority Control**  
0: ADC0 Window interrupt set to low priority level.  
1: ADC0 Window interrupt set to high priority level. |
| 1   | PSMB0  | **System Management Bus (SMBus0) Interrupt Priority Control**  
0: SMBus interrupt set to low priority level.  
1: SMBus interrupt set to high priority level. |
| 0   | PSPI0  | **Serial Peripheral Interface (SPI0) Interrupt Priority Control**  
0: SPI0 interrupt set to low priority level.  
1: SPI0 interrupt set to high priority level. |

*Table 11.6  EIP1 (Extended Interrupt Priority 1)*
## EIP2: Extended Interrupt Priority 2

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | PXVLD  | **External Clock Source Valid (XTLVLD) Interrupt Priority Control**  
0: XTLVLD interrupt set to low priority level.  
1: XTLVLD interrupt set to high priority level. |
| 6   | EP1    | **UART1 Interrupt Priority Control**  
0: UART1 interrupt set to low priority level.  
1: UART1 interrupt set to high priority level. |
| 5   | PX7    | **External Interrupt 7 Priority Control**  
0: External Interrupt 7 set to low priority level.  
1: External Interrupt 7 set to high priority level. |
| 4   | PX6    | **External Interrupt 6 Priority Control**  
0: External Interrupt 6 set to low priority level.  
1: External Interrupt 6 set to high priority level. |
| 3   | PADC1  | **ADC1 End of Conversion Interrupt Priority Control**  
0: ADC1 End of Conversion interrupt set to low priority level.  
1: ADC1 End of Conversion interrupt set to high priority level. |
| 2   | PT4    | **Timer 4 Interrupt Priority Control**  
0: Timer 4 interrupt set to low priority level.  
1: Timer 4 interrupt set to high priority level. |
| 1   | PADC0  | **ADC0 End of Conversion Interrupt Priority Control**  
0: ADC0 End of Conversion interrupt set to low priority level.  
1: ADC0 End of Conversion interrupt set to high priority level. |
| 0   | PT3    | **Timer 3 Interrupt Priority Control**  
0: Timer 3 interrupt set to low priority level.  
1: Timer 3 interrupt set to high priority level. |

Table 11.7  EIP2 (Extended Interrupt Priority 2)
### P3IF: Port 3 Interrupt Flag Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>IE7</td>
<td><strong>External Interrupt 7 Pending Flag</strong>&lt;br&gt;0: No falling edge has been detected on P3.7 since this bit was last cleared.&lt;br&gt;1: This flag is set by hardware when a falling edge on P3.7 is detected.</td>
</tr>
<tr>
<td>6</td>
<td>IE6</td>
<td><strong>External Interrupt 6 Pending Flag</strong>&lt;br&gt;0: No falling edge has been detected on P3.6 since this bit was last cleared.&lt;br&gt;1: This flag is set by hardware when a falling edge on P3.6 is detected.</td>
</tr>
<tr>
<td>5-4</td>
<td>-</td>
<td>UNUSED. Read = 00, Write = don’t care</td>
</tr>
<tr>
<td>3</td>
<td>IE7CF</td>
<td><strong>External Interrupt 7 Edge Configuration</strong>&lt;br&gt;0: External Interrupt 7 triggered by a falling edge on the IE7 input.&lt;br&gt;1: External Interrupt 7 triggered by a rising edge on the IE7 input.</td>
</tr>
<tr>
<td>2</td>
<td>IE6CF</td>
<td><strong>External Interrupt 6 Edge Configuration</strong>&lt;br&gt;0: External Interrupt 6 triggered by a falling edge on the IE6 input.&lt;br&gt;1: External Interrupt 6 triggered by a rising edge on the IE6 input.</td>
</tr>
<tr>
<td>1-0</td>
<td>-</td>
<td>UNUSED. Read = 00, Write = don’t care</td>
</tr>
</tbody>
</table>

Table 11.8 P3IF (Port 3 Interrupt Flag Register)
Index

Absolute Addressing, 42
Absolute Segment, 79
AD0BUSY bit, 187
AD0INT, 193
ADC0 SFRs, 195
ADC0CF:
   ADC0 Configuration Register, 197
ADC0CN:
   ADC0 Control Register, 198
ADC1 SFRs, 206
ADC1CF:
   ADC1 Configuration Register, 206
ADC1CN:
   ADC1 Control Register, 207
Address Control, 72
Address Latch Enable (ALE), 3
Addressing Modes, 40
AMUX0 Channel Selection, 195
AMUX1, 200
AMX0CF:
   AMUX0 Configuration Register, 196
AMX0SL:
   AMUX0 Channel Select Register, 195
AMX1SL:
   AMUX1 Channel Select Register, 206
Analog Measurement using Interrupts, 194
Analog Multiplexer 0 (AMUX0), 186
Arithmetic Operations, 44
Asynchronous Serial Data Format, 216
Auxiliary Carry Flag (AC), 13
B register, 14
Baud Rate Generation, 168
Baud Rate, 169, 222
Bit-addressable RAM, 10
Bit-valued Data, 113
Bitwise Logical Operators, 116
Block Diagram:
   ADC0, 186
   ADC1, 199
   DAC0 and DAC1, 208
   Timer 3, 166
   UART, 219
Boolean Variable Instructions, 57
Carry Flag (CY), 12
Changing the Clock Speed, 140
CKCON: Clock Control Register, 170
Compound Operators, 117
Configuring the Crossbar, 136
DAC Output Scaling, 210
DAC Output Scheduling, 209
DAC0 SFRs, 212
DAC0CN: DAC0 Control Register, 212
DAC1 SFRs, 213
DAC1CN:
   DAC1 Control Register, 213
DACs (12-Bit), 208
Data Memory Organization, 6
Data Pointer Register (DPTR), 15
Data Transfer Instructions, 52
Data Types, 129
Data Word Conversion Map (12-bit), 188
Data Word Conversion Map (8-bit), 201
Digital Crossbar, 91
Direct Addressing, 10, 11, 41
EIE1 (Extended Interrupt Enable 1), 244
EIE2 (Extended Interrupt Enable 2), 245
EIP1 (Extended Interrupt Priority 1), 246
EIP2 (Extended Interrupt Priority 2), 247
END directive, 73
Even Parity Flag, 14
Expansion Board:
   Circuit Diagram, 154
   Functional Block diagram, 132
   Physical Component Layout, 155
   Pictures, 153
External Interrupts, 240
External memory, 3
Functions, 122
General Purpose RAM, 10
GPIO, 93
IE (Interrupt Enable), 242
Immediate Addressing, 10, 15
Immediate Constant Addressing, 42
Indirect Addressing, 10, 41
Instruction Types, 43
Interrupt:
   Functions, 123
   Handler, 236
   Latency, 241
   Organization, 236
   Priority Level Structure, 237
   Processing, 239
   Service Routines, 151
   SFRs, 241
   Summary, 238
Interrupt: (Contd.)
Vectors, 239
IP (Interrupt Priority), 243

Logical Operations, 48
Logical Operators, 116
Long Addressing, 43

Memory Initialization, 75

ORG directive, 72
OSCIN:
  Internal Oscillator Control Register, 86
Oscillator Programming Registers, 86
OSCXCN:
  External Oscillator Control Register, 87
Overflow Flag (OV), 13

P0 (Port0 Data Register), 99
P0MDOUT (Port0 Output Mode Register), 99
P1: Port1 Data Register, 100
P1MDIN:
  Port1 Input Mode Register, 100
P1MDOUT:
  Port1 Output Mode Register, 100
P2: Port2 Data Register, 101
P2MDOUT:
  Port2 Output Mode Register, 101
P3: Port3 Data Register, 102
P3IF:
  Port 3 Interrupt Flag Register, 103
P3IF:
  Port 3 Interrupt Flag Register, 248
P3MDOUT:
  Port3 Output Mode Register, 102
P74OUT:
  Port 7-4 Output Mode Register, 104
PCON: Power Control Register, 228
PGA0, 186
PGA1, 200
Pointers, 127
Port Configuration, 136
Program Branching Instructions, 62
Program Status Word, 12

Programming:
  ADC0, 189
  ADC1, 201
  Memory Models, 111
  DACs, 210
  Timer, 160
  UARTs, 219

Random Access Memory, 7
Reading Analog Signals, 151
Register Addressing, 40

Register Bank Select Bits, 13
Register Banks, 11, 126
Relational Operators, 115
Relative Addressing, 42
Reset (RST), 4

SCON0: UART0 Control Register, 227
SCON1: UART1 Control Register, 227
SEGMENT directive, 78
Software Delays, 135, 137
Special Function Registers, 9, 11, 114, 162
Stack Pointer, 14

Starting:
  A Project, 134
    ADC0 Conversions, 187
    ADC1 Conversions, 200
Symbol Definition, 74
Synchronous Serial Data Format, 217
System Clock Oscillator, 5

T2CON:
  Timer 2 Control Register, 174
T4CON:
  Timer 4 Control Register, 177
TCON:
  Timer Control Register, 172
Timer 0:
  8 Bit Auto-Reload Mode, 163
  Two 8-bit Timers Mode, 164
Timer 2, 161

Timer 2:
  C Programming Example, 178
  16 Bit Capture Mode, 167
  16-Bit Auto-Reload Mode (Mode 1), 165
  Baud Rate Generation Mode, 168
  Mode Configuration, 173
  SFRs, 173

Timer 3, 160, 166
Timer 3:
  SFRs, 175
Timer 4, 161, 165
Timer 4:
  Baud Rate Generation Mode, 169
  SFRs, 176
  Mode Configuration, 176

Timer Modes, 172
Timer SFRs, 161
Timers 0 and 1 SFRs, 171
Timers 0 and 1, 160
Timers and Operating Modes, 159
TMOD: Timer Mode Register, 171
TMR3CN: Timer 3 Control Register, 175

UART:
  Interrupt Flags, 225
  Operation Modes, 220
<table>
<thead>
<tr>
<th>UART: (Contd.)</th>
<th>WDTCN:</th>
</tr>
</thead>
<tbody>
<tr>
<td>SFRs, 227</td>
<td>Watchdog Timer Control Register, 89</td>
</tr>
<tr>
<td>Fixed Baud Rate (Mode 2), 224</td>
<td></td>
</tr>
<tr>
<td>Variable Baud Rate (Mode 1), 222</td>
<td>XBR0:</td>
</tr>
<tr>
<td>Variable Baud Rate (Mode 3), 225</td>
<td>Crossbar Register 0, 96</td>
</tr>
<tr>
<td>UART0, 217</td>
<td>XBR1:</td>
</tr>
<tr>
<td>UART1, 217</td>
<td>Crossbar Register 1, 97</td>
</tr>
<tr>
<td>USING directive, 73</td>
<td>XBR2:</td>
</tr>
<tr>
<td></td>
<td>Crossbar Register 2, 98</td>
</tr>
</tbody>
</table>

Watchdog Timer, 135