


# HM6116P-2, HM6116P-3, HM6116P-4




## 2048-word × 8-bit High Speed Static CMOS RAM

### ■ FEATURES


- Single 5V Supply and High Density 24 pin Package
- High Speed: Fast Access Time 120ns/150ns/200ns (max.)
- Low Power Standby and Low Power Operation; Standby: 100μW (typ.)  
Operation: 180mW (typ.)
- Completely Static RAM: No clock or Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time



### ■ FUNCTIONAL BLOCK DIAGRAM



### ■ PIN ARRANGEMENT





**MOTOROLA**

# MCM6116

## 16K BIT STATIC RANDOM ACCESS MEMORY

The MCM6116 is a 16,384-bit Static Random Access Memory organized as 2048 words by 8 bits, fabricated using Motorola's high-performance silicon-gate CMOS (HCMOS) technology. It uses a design approach which provides the simple timing features associated with fully static memories and the reduced power associated with CMOS memories. This means low standby power without the need for clocks, nor reduced data rates due to cycle times that exceed access time.


Chip Enable ( $\bar{E}$ ) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. In less than a cycle time after Chip Enable ( $\bar{E}$ ) goes high, the part automatically reduces its power requirements and remains in this low-power standby as long as the Chip Enable ( $\bar{E}$ ) remains high. The automatic power-down feature causes no performance degradation.

The MCM6116 is in a 24-pin dual-in-line package with the industry standard JEDEC approved pinout and is pinout compatible with the industry standard 16K EPROM/ROM.

- Single +5 V Supply
- 2048 Words by 8-Bit Operation
- HCMOS Technology
- Fully Static: No Clock or Timing Strobe Required
- Maximum Access Time: MCM6116-12 — 120 ns  
MCM6116-15 — 150 ns  
MCM6116-20 — 200 ns
- Power Dissipation: 70 mA Maximum (Active)  
15 mA Maximum (Standby-TTL Levels)  
2 mA Maximum (Standby)
- Low Power Version Also Available — MCM61L16
- Low Voltage Data Retention (MCM61L16 Only):  
50  $\mu$ A Maximum

## HCMOS (COMPLEMENTARY MOS)


## 2,048 $\times$ 8 BIT STATIC RANDOM ACCESS MEMORY



P SUFFIX  
PLASTIC PACKAGE  
CASE 709

SRAM


### PIN ASSIGNMENTS



### PIN NAMES

A0-A10	Address Input
DQ0-DQ7	Data Input/Output
$\bar{W}$	Write Enable
$\bar{G}$	Output Enable
$\bar{E}$	Chip Enable
VCC	Power (+5 V)
VSS	Ground

### BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Value	Unit
Temperature Under Bias	-10 to +80	°C
Voltage on Any Pin With Respect to V <sub>SS</sub>	-1.0 to +7.0	V
DC Output Current	20	mA
Power Dissipation	1.2	Watt
Operating Temperature Range	0 to +70	°C
Storage Temperature Range	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**  
(Full operating voltage and temperature ranges unless otherwise noted.)

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input Voltage	V <sub>IH</sub>	2.2	3.5	6.0	V
	V <sub>IL</sub>	-1.0*	-	0.8	V

\*The device will withstand undershoots to the -1.0 volt level with a maximum pulse width of 50 ns at the -0.3 volt level. This is periodically sampled rather than 100% tested.

**RECOMMENDED OPERATING CHARACTERISTICS**

Parameter	Symbol	MCM6116			MCM61L16			Unit
		Min	Typ*	Max	Min	Typ*	Max	
Input Leakage Current (V <sub>CC</sub> =5.5 V, V <sub>in</sub> =GND to V <sub>CC</sub> )	I <sub>LI</sub>	-	-	1	-	-	1	μA
Output Leakage Current (E=V <sub>IH</sub> or G=V <sub>IH</sub> V <sub>I/O</sub> =GND to V <sub>CC</sub> )	I <sub>LO</sub>	-	-	1	-	-	1	μA
Operating Power Supply Current (E=V <sub>IL</sub> , I <sub>I/O</sub> =0 mA)	I <sub>CC</sub>	-	35	70	-	35	55	mA
Average Operating Current Minimum cycle, duty=100%	I <sub>CC2</sub>	-	35	70	-	35	55	mA
Standby Power (E=V <sub>IH</sub> )	I <sub>SB</sub>	-	5	15	-	5	12	mA
Supply Current (E≧V <sub>CC</sub> -0.2 V, V <sub>in</sub> ≧V <sub>CC</sub> -0.2 V or V <sub>in</sub> ≦0.2 V)	I <sub>SB1</sub>	-	20	2000	-	4	100	μA
Output Low Voltage (I <sub>OL</sub> =2.1 mA)	V <sub>OL</sub>	-	-	0.4	-	-	0.4	V
Output High Voltage (I <sub>OH</sub> =-1.0 mA)**	V <sub>OH</sub>	2.4	-	-	2.4	-	-	V

\*V<sub>CC</sub>=5 V, T<sub>A</sub>=25°C

\*\*Also, output voltages are compatible with Motorola's new high-speed CMOS logic family if the same power supply voltage is used.

**CAPACITANCE** (f=1.0 MHz, T<sub>A</sub>=25°C, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Typ	Max	Unit
Input Capacitance except E	C <sub>in</sub>	3	5	pF
Input/Output Capacitance and E Input Capacitance	C <sub>I/O</sub>	5	7	pF

**MODE SELECTION**

Mode	E	G	W	V <sub>CC</sub> Current	DQ
Standby	H	X	X	I <sub>SB</sub> , I <sub>SB1</sub>	High Z
Read	L	L	H	I <sub>CC</sub>	Q
Write Cycle (1)	L	H	L	I <sub>CC</sub>	D
Write Cycle (2)	L	L	L	I <sub>CC</sub>	D

SRAM

Input Pulse L  
Input Rise ar

**READ CYC**

Address Va
(Cycle Ti
Chip Enable
Address Va
Chip Enable
Address Va
Chip Enable
Chip Enable
Output Ena
Output Ena
Output Ena
Address Inv
Address Va
Chip Enable
Chip Disabl

**WRITE CY**

Chip Enable
Address Va
Address Va
Address Va
Write Low
Write High
Data Valid
Write High
Write Low
Write High
Output Disa

**TIMING P**

signal  
sig  
The transi  
H = tran  
L = tran  
V = tran  
X = tran  
Z = tran

AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature unless otherwise noted.)

Input Pulse Levels ..... 0 Volt to 3.5 Volts      Input and Output Timing Reference Levels ..... 1.5 Volts  
 Input Rise and Fall Times ..... 10 ns      Output Load ..... 1 TTL Gate and C<sub>L</sub> = 100 pF

READ CYCLE


Parameter	Symbol	MCM6116-12		MCM6116-15		MCM6116-20		Unit
		MCM61L16-12		MCM61L16-15		MCM61L16-20		
		Min	Max	Min	Max	Min	Max	
Address Valid to Address Don't Care (Cycle Time when Chip Enable is Held Active)	t <sub>AVAX</sub>	120	—	150	—	200	—	ns
Chip Enable Low to Chip Enable High	t <sub>LEH</sub>	120	—	150	—	200	—	ns
Address Valid to Output Valid (Access)	t <sub>AVQV</sub>	—	120	—	150	—	200	ns
Chip Enable Low to Output Valid (Access)	t <sub>ELQV</sub>	—	120	—	150	—	200	ns
Address Valid to Output Invalid	t <sub>AVQX</sub>	10	—	15	—	15	—	ns
Chip Enable Low to Output Invalid	t <sub>ELQX</sub>	10	—	15	—	15	—	ns
Chip Enable High to Output High Z	t <sub>EHQZ</sub>	0	40	0	50	0	60	ns
Output Enable to Output Valid	t <sub>GLOV</sub>	—	80	—	100	—	120	ns
Output Enable to Output Invalid	t <sub>GLOX</sub>	10	—	15	—	15	—	ns
Output Enable to Output High Z	t <sub>GLOZ</sub>	0	40	0	50	0	60	ns
Address Invalid to Output Invalid	t <sub>AXQX</sub>	10	—	15	—	15	—	ns
Address Valid to Chip Enable Low (Address Setup)	t <sub>AVEL</sub>	0	—	0	—	0	—	ns
Chip Enable to Power-Up Time	t <sub>PU</sub>	0	—	0	—	0	—	ns
Chip Disable to Power-Down Time	t <sub>PD</sub>	—	30	—	30	—	30	ns

SRAM

WRITE CYCLE

Parameter	Symbol	MCM6116-12		MCM6116-15		MCM6116-20		Unit
		MCM61L16-12		MCM61L16-15		MCM61L16-20		
		Min	Max	Min	Max	Min	Max	
Chip Enable Low to Write High	t <sub>ELWH</sub>	70	—	90	—	120	—	ns
Address Valid to Write High	t <sub>AVWH</sub>	105	—	120	—	140	—	ns
Address Valid to Write Low (Address Setup)	t <sub>AVWL</sub>	20	—	20	—	20	—	ns
Write Low to Write High (Write Pulse Width)	t <sub>WLWH</sub>	70	—	90	—	120	—	ns
Write High to Address Don't Care	t <sub>WHAX</sub>	5	—	10	—	10	—	ns
Data Valid to Write High	t <sub>DVWH</sub>	35	—	40	—	60	—	ns
Write High to Data Don't Care (Data Hold)	t <sub>WHDX</sub>	5	—	10	—	10	—	ns
Write Low to Output High Z	t <sub>WLQZ</sub>	0	50	0	60	0	60	ns
Write High to Output Valid	t <sub>WHQV</sub>	5	—	10	—	10	—	ns
Output Disable to Output High Z	t <sub>GHQZ</sub>	0	40	0	50	0	60	ns

TIMING PARAMETER ABBREVIATIONS



The transition definitions used in this data sheet are:


- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


SRAM

WRITE CYCLE TIMING 1 (NOTE 4)



WRITE CYCLE TIMING 2

$\bar{G} = V_{IL}$  (NOTE 4)



NOTES:

4. Write Enable ( $\bar{W}$ ) must be high during all address transitions.
5.  $t_{WHAX}$  is measured from the earlier of Chip Enable ( $\bar{E}$ ) or Write Enable ( $\bar{W}$ ) going high to the end of write cycle.
6. If the Chip Enable ( $\bar{E}$ ) low transition occurs simultaneously with the Write Enable ( $\bar{W}$ ) low transitions or after the Write Enable ( $\bar{W}$ ) transition, the output remains in a high impedance state.
7. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
8. A write occurs during the overlap of a low Chip Enable ( $\bar{E}$ ) and a low Write Enable ( $\bar{W}$ ).
9. Q (Data Out) is the same phase as write data of this write cycle.
10. Q (Data Out) is the read of the next address.
11. If Chip Enable ( $\bar{E}$ ) is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

READ CYCLE T

A (Address)

$\bar{G}$  (Output Enable)

$\bar{E}$  (Chip Enable)

Q (Data Out)

READ CYCLE T  
 $\bar{E} = V_{IL}, \bar{G} = V_{IL}$

A (Address)

Q (Data Out)

READ CYCLE T  
 $\bar{G} = V_{IL}$  (NOTES

A (Address)

$\bar{E}$  (Chip Enable)


Q (Data Out)

$V_{CC}$  Supply Current  
 $I_{CC}$   
 $I_{SB}$

NOTES:


1. Write Enab
2. When Chip
3. Address Va

READ CYCLE TIMING 1 (NOTES 1 AND 2)




READ CYCLE TIMING 2

$\bar{E} = V_{IL}, \bar{G} = V_{IL}$  (NOTES 1, 2)



READ CYCLE TIMING 3

$\bar{G} = V_{IL}$  (NOTES 1, 2, 3)



NOTES:

1. Write Enable ( $\bar{W}$ ) is High for Read Cycle.
2. When Chip Enable ( $\bar{E}$ ) is Low, the address input must not be in the high impedance state.
3. Address Valid prior to or coincident with Chip Enable ( $\bar{E}$ ) transition Low.

SRAM




LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = 0 to +70°C) (MCM61L16 Only)

Parameter	Conditions	Symbol	Min	Typ	Max	Unit
V <sub>CC</sub> for Data Retention	$\bar{E} \geq V_{CC} - 0.2 \text{ V}$ $V_{in} \geq V_{CC} - 0.2 \text{ V}$ or $V_{in} \leq 0.2 \text{ V}$	V <sub>DR</sub>	2.0	—	—	V
Data Retention Current	V <sub>CC</sub> = 3.0 V, $\bar{E} \geq 2.8 \text{ V}$ $V_{in} \geq 2.8 \text{ V}$ or $V_{in} \leq 0.2 \text{ V}$	I <sub>CCDR</sub>	—	—	50	μA
Chip Disable to Data Retention Time	See Retention Waveform	t <sub>CDR</sub>	0	—	—	ns
Operation Recovery Time		t <sub>rec</sub>	*t <sub>AVAX</sub>	—	—	ns

\*t<sub>AVAX</sub> = Read Cycle Time.

LOW V<sub>CC</sub> DATA RETENTION WAVEFORM




SRAM

4K x 4 BIT S

The MCM6168H is organized as 4096 words per bank. High-performance technology. Static design. High-performance strobes, while CMOS technology provides greater reliability. cache and other sub-features. The Chip Enable ( $\bar{E}$ ) goes high, the part enters state until  $\bar{E}$  goes low. requirements without delay. The MCM6168H is available in package with the JED.

- Single 5 V Supply
- 4K x 4 Bit Organization
- Fully Static—No Clock
- Fast Access Time
- Low Power Operation



This document contains information on a product that is subject to change or discontinuation without notice.