Spring 2004
Question 1 -- Flip Flops and Counters (20 points)

a) Complete the timing diagram for the circuit above. Note that the first trace shown is
DSTM1 (flip flop clock), the second trace shown is DSTM2 (counter clock), and DSTM3
provides an initial reset pulse to both of the devices. You can assume that all outputs are
initially 0 and that all three devices change on the falling edge of the clock. Draw traces
for all six of the points indicated: (J1, K1, Q1, J2, K2, Q2) (3 points each = 18 points)

b) To what value does the counter count in the time frame indicated? (2 points)
Spring 2004 solution
Question 1 -- Flip Flops and Counters (20 points)

a) Complete the timing diagram for the circuit above. Note that the first trace shown is
DSTM1 (flip flop clock), the second trace shown is DSTM2 (counter clock), and DSTM3
provides an initial reset pulse to both of the devices. You can assume that all outputs are
initially 0 and that all three devices change on the falling edge of the clock. Draw traces
for all six of the points indicated: (J1, K1, Q1, J2, K2, Q2) (3 points each = 18 points)

To what value does the counter count in the time frame indicated? (2 points)

1001 = 9
**Spring 2004**  
**Question 2 – Logic Gates (20 points)**

a) Fill in the truth table for the circuit above: *(12 points)*

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
<th>G</th>
<th>H</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

b) Write the Boolean expression for the circuit in a). Do not simplify. *(6 points)*

c) What type of gate could the above circuit be replaced with to give the same results for Q based on A, B and C? *(2 points)*

1) Three input AND gate  
2) Three input OR gate  
3) Three input NOR gate  
4) Three input NAND gate  
5) none of the above
Extra credit (1 point): Simplify the Boolean expression in b) using the rules of Boolean algebra on your crib sheet.
Spring 2004 solution
Question 2 – Logic Gates (20 points)

b) Fill in the truth table for the circuit above: (12 points)

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
<th>G</th>
<th>H</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

b) Write the Boolean expression for the circuit in a). Do not simplify. (6 points)

\[ Q = \neg(G + H) = \neg(\neg F + (F \land E)) = \neg(\neg(D+E) + (\neg(D+E)\land E)) \]

\[ G = \neg F \quad H = F \land E \]
\[ F = \neg(D+E) \]
\[ E = \neg(B \land C) \quad D = \neg(A \land B) \]
\[ Q = \neg \left[ (\neg(\neg(A \land B) + \neg(B \land C)) \lor \neg(A \land B) + \neg(B \land C)) \land \neg(B \land C) \right] \]

c) What type of gate could the above circuit be replaced with to give the same results for Q based on A, B and C? (2 points)

1) **Three input AND gate**

2) Three input OR gate

3) Three input NOR gate

4) Three input NAND gate

5) none of the above
Extra credit (1 point): Simplify the Boolean expression in b) using the rules of Boolean algebra on your crib sheet.

<table>
<thead>
<tr>
<th>expression</th>
<th>rule</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Q = \neg{ [\neg(\neg(A\land B) + \neg(B\land C))] + [\neg(\neg(A\land B) + \neg(B\land C)) \land \neg(B\land C)] }$</td>
<td>given</td>
</tr>
<tr>
<td>$Q = \neg{ [\neg(A\land B) + \neg(B\land C)] + [\neg(\neg(A\land B) + \neg(B\land C)) \land \neg(B\land C)] }$</td>
<td>$\neg\neg X = X$</td>
</tr>
<tr>
<td>$Q = \neg{ [(A\land B) \land (B\land C)] + [\neg(\neg(A\land B) + \neg(B\land C)) \land \neg(B\land C)] }$</td>
<td>$X\land\neg Y = \neg(X\land Y)$</td>
</tr>
<tr>
<td>$Q = \neg{ [(A\land B) \land (B\land C)] + [\neg(\neg(A\land B) + \neg(B\land C)) \land \neg(B\land C)] }$</td>
<td>$\neg X = X$</td>
</tr>
<tr>
<td>$Q = \neg{ (A\land B) \land \neg(B\land C) }$</td>
<td>$X\land X = X$</td>
</tr>
<tr>
<td>$Q = \neg{ (A\land B) \land \neg(B\land C) }$</td>
<td>$X\land \neg X = 0$</td>
</tr>
<tr>
<td>$Q = \neg{ (A\land B) \land \neg(B\land C) }$</td>
<td>$X \land 0 = 0$</td>
</tr>
<tr>
<td>$Q = \neg{ (A\land B) \land \neg(B\land C) }$</td>
<td>$X + 0 = X$</td>
</tr>
<tr>
<td>$Q = A\land B\land C$</td>
<td>$\neg X = X$</td>
</tr>
</tbody>
</table>

QED
Fall 2002
Question 3) Schmitt Trigger Model (25 Points)

Below is a model of a Schmitt trigger, which uses an op amp and two voltage sources. The first source, V1, represents the source voltage and the second source, V2, represents noise on the signal. The plot below the circuit is the PSpice output from this circuit.

a) Indicate Vin and Vout for the model of a Schmitt trigger above on the output plot below (4 pts).

b) Estimate the value of the hysteresis for the Schmitt trigger model AND indicate the hysteresis range on the output plot. (8 pts).
c) What is the saturation voltage range of the op-amp in the model? (4 pts)

e) If R2 is 120K ohms, then what does R3 have to be to give results similar to the output plot pictured? (9 pts)
Fall 2002 Solution
Question 3) Schmitt Trigger Model (25 Points)

Below is a model of a Schmitt trigger, which uses an op amp and two voltage sources. The first source, V1, represents the source voltage and the second source, V2, represents noise on the signal. The plot below the circuit is the PSpice output from this circuit.

![Schmitt Trigger Diagram]

a) Indicate Vin and Vout for the model of a Schmitt trigger above on the output plot below (4 pts).

b) Estimate the value of the hysteresis for the Schmitt trigger model AND indicate the hysteresis range on the output plot. (8 pts).

The point of transition seems to be at +3 volts and –3 volts. This makes the hysteresis 6 volts. (Answers may vary from about +/−2 to +/−4 depending on your interpretation.)
c) What is the saturation voltage range of the op-amp in the model? (4 pts)

*The amp saturates at +14.6 is the positive and -14.6 in the negative. (Answers may vary, they should be consistent with the plot.) If there is no plot given, a saturation range from +/-14 (book) to +/-15 (class) is acceptable.*

a) If R2 is 120K ohms, then what does R3 have to be to give results similar to the output plot pictured.? (9 pts)

\[
\frac{R_3}{R_2+R_3} \text{ Vout} = \text{Vref} \quad \text{Vref}=\pm 3V \quad \text{Vout} = \pm 14.6V
\]

\[
\frac{R_3}{120+R_3}(14.6)=3 \quad 14.6R_3=3(120K+R_3) \quad 11.6R_3=360K \quad R_3=31K \text{ ohms}
\]

\[R_3 = 31K \text{ ohms}\]

(This answer depends on part b and part c, so answers will vary.)
The circuit above has been simulated using PSpice. Using PROBE, the voltages at pins 2, 6, 7, and 3 have been displayed.

a. Label which trace goes with which pin (2, 6, 7, and 3) in each time period. Be sure that you label the traces in both the on and off parts of the pulse cycle. (8 points)

b. What is the duty cycle of the pulses in the plot? (4 points)
b. Determine the values of R1 and R2 from the information in this plot. (4 points)

c. What could you do to increase the duty cycle of the pulses? (4 points)
The circuit above has been simulated using PSpice. Using PROBE, the voltages at pins 2, 6, 7, and 3 have been displayed.

a. Label which trace goes with which pin (2,3,6,7) in each time period. Be sure that you label the traces in both the on and off parts of the pulse cycle. (8 points)

b. What is the duty cycle of the pulses in the plot? (4 points)

\[ T1 = 0.96s \quad T2=0.60s \quad T=1.56s \]

\[ \text{duty cycle} = T1/T = .615 \quad \text{duty cycle} = 61.5\% \quad (\text{answers may vary}) \]
b. Determine the values of R1 and R2 from the information in this plot. (4 points)

\[ T_2 = 0.693(R_2)(C_1) \]
\[ 0.6 = 0.693(R_2)(10 \times 10^{-6}) \quad R_2 = 0.0866 \times 10^6 \quad \textbf{R2=86.6K ohms} \]

\[ T_1 = 0.693(R_1+R_2)(C_1) \]
\[ 0.96 = 0.693(R_1+86.6K)(10 \times 10^{-6}) \quad R_1 + 86.6K = 138.5K \]

\textbf{R1=51.9K ohms}

c. What could you do to increase the duty cycle of the pulses? (4 points)

\[
\text{duty cycle} = \frac{T_1}{T} = \frac{0.693(R_1+R_2)C_1}{0.693(R_1+2R_2)C_1} = \frac{R_1+R_2}{R_1+2R_2}
\]

If \( R_1 \gg R_2 \) then the duty cycle approaches 100% -- It increases. If \( R_1 \ll R_2 \) then the duty cycle approaches 50% -- It decreases. Changing the value of the capacitor will influence the frequency, but not the duty cycle.

\text{increase R1 or decrease R2}
Spring 2004
Question 5) Transistors (20 points)

a) Redraw the figure above with the transistors modeled as a switch and a diode. (7 points)
c) Fill in the following table of C and D as a function of A and B based on the model you gave in part a). (8 points)

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0V</td>
<td>0V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0V</td>
<td>5V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5V</td>
<td>0V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5V</td>
<td>5V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

b) If we assume the output of this gate is measured at D, what kind of gate is it? (5 points)
   a. AND
   b. NAND
   c. OR
   d. NOR
   e. XOR
   f. None of the above
Spring 2004 solution

Question 5) Transistors (20 points)

c) Redraw the figure above with the transistors modeled as a switch and a diode. (7 points)
c) Fill in the following table of C and D as a function of A and B based on the model you gave in part a). (8 points)

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>0V</td>
<td>0V</td>
<td>5V</td>
<td>0V</td>
</tr>
<tr>
<td>0V</td>
<td>5V</td>
<td>5V</td>
<td>0V</td>
</tr>
<tr>
<td>5V</td>
<td>0V</td>
<td>5V</td>
<td>0V</td>
</tr>
<tr>
<td>5V</td>
<td>5V</td>
<td>0V</td>
<td>5V</td>
</tr>
</tbody>
</table>

d) If we assume the output of this gate is measured at D, what kind of gate is it? (5 points)

a. AND
b. NAND
c. OR
d. NOR
e. XOR
f. None of the above
Fall 2000
5. Transistor Switch – Relay Circuit

In the circuit above, the voltage source Vpulse puts out a sequence of pulses and the voltages at the source and three other points are monitored (marked A, B, C and D). You will note that this circuit is like the one we used in Exp 10 and in the Clapper project. The relay model used by PSpice (which gives switch times, circuit parameters, etc.) is listed below:

X_U2 N00064 0 N00350 N00343 N00087 Relay_Spdt_Bhv PARAMS:
+ T_make=20m
+ T_break=10m
+ I_pull=35ma
+ I_drop=25ma
+ R_coil=100
+ L_coil=5mH
+ R_open=100MEG
+ R_close=.05

Using this information and the overall circuit diagram, identify which of the following plots goes with this circuit?
In the circuit above, the voltage source Vpulse puts out a sequence of pulses and the voltages at the source and three other points are monitored (marked A, B, C and D). You will note that this circuit is like the one we used in Exp 10 and in the Clapper project. The relay model used by PSpice (which gives switch times, circuit parameters, etc.) is listed below:

X_U2  N00064 0 N00350 N00343 N00087 Relay_Spdt_Bhv PARAMS:
+ T_make=20m
+ T_break=10m
+ I_pull=35mA
+ I_drop=25mA
+ R_coil=100 \( (This \ is \ important) \)
+ L_coil=5mH
+ R_open=100MEG
+ R_close=.05

Using this information and the overall circuit diagram, identify which of the following plots goes with this circuit?
Answer: $V_{\text{pulse}}$ is off (0 volts) $\Rightarrow VA = 0V$ (pulse low) and $VB = 0V$ (pulse low) $\Rightarrow$ diode is off $\Rightarrow$ current flows through relay $\Rightarrow$ relay switch at NO

$VD = 9V$
$VC = V2 \times R_{\text{relay}}/(R_{\text{relay}} + R6) = 9(100)/(100+100) = 4.5V$

$V_{\text{pulse}}$ is on (3 volts) $\Rightarrow VA = 3V$ (pulse high) and $VB = 0.6$ volts (drop across diode when on) $\Rightarrow$ diode is on $\Rightarrow$ no current flows through relay $\Rightarrow$ relay switch at NC

$VC = 0V$ (There is actually a 0.2 voltage drop across the transistor when it is shorted which you can see, if you look.)
$VD = 0V$ (NO is not attached to anything)