F-RISC / G Cache Controller Chip

Principal Designer: Cliff Maier

The F-RISC/G cache controller chip is a single-die design which can be configured as either the data cache or instruction cache controller for the F-RISC/G system.

This chip implements a copyback cache design. It can allow byte decoding on writes and reads if the byte operations chip is present.