F-RISC / G Cache Controller Chip

Principal Designer: Cliff Maier RAM blocks designed by Hans Greub, K.S. Nah, and others.

The cache RAM chip is further described in Cliff Maier's Masters Thesis.