This slide shows the architecture of F-RISC/G, a 1000 MIPS integer demonstration computing engine with a 2GHz clock. It is a combination of the famous Berkeley RISC II and the so called Harvard Architecture which has two caches, one for data and one for