Critical Paths
Notes:
This slide shows the internal architecture of the Fast RISCG [G for GaAs] engine. The register file must be singly ported and the ALU must be byteslice organized to accommodate the relatively low experimental yields of 10,000 HBTs. This puts constraints