HF VCO Test Circuit
Notes:
The HBT circuit on the left was designed to be a clock driver for 10 GHz I/O channels for F-RISC and represented a design challenge since it operates with many HBTs at a significant fraction of the maximum transition frequency of 50 GHz. Many important l