Cross Section of a Double Gate SOI FET at 0.19 microns
Notes:
We have repeatedly cautioned in all our DARPA proposals about an impending problem in CMOS due to Vth uncertainties when the total number of dopant atoms in CMOS FET channels grow few in number due to continued scaling. The ìfixî for this is to attempt t