AN ADAPTIVE CLOCK DESKEW SCHEME AN A 500 PS 32 BY 8 BIT REGISTER FILE FOR A HIGH SPEED DIGITAL SYSTEM

Kyung-suc Nah

A THESIS SUBMITTED TO THE GRADUATE FACULTY OF

RENSSELAER POLYTECHNIC INSTITUTE

IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF

DOCTOR OF PHILOSOPHY

Major Subject: Electrical Engineering

The original of the complete thesis is on file

in the Rensselaer Polytechnic Institute Library

APPROVED BY THE EXAMINING COMMITTEE:

John F. McDonald, Thesis Advisor

Hans J. Greub, Member, ECSE

Eugene J. Rymaszewski, Member, Mat. Sci, & Eng

Gary J. Saulnier, Member, ECSE

Michael Savic, Member, ECSE



RENSSELAER POLYTECHNIC INSTITUTE

TROY, NEW YORK

(FOR GRADUATION AUGUST 1994)


(c) Copyright 1994

by

Kyung-suc Nah

All Rights Reserved


If you are having trouble viewing the HTML version of this thesis, you may download a PDF version here . The PDF file is about 8 MB. You may need to increase the memory allocation of your PDF viewer to open the file.


Title

Table of Contents

List of Figures

Abstract

Chapter One

Chapter Two

Chapter Three

Chapter Four

Chapter Five

Chapter Six

Chapter Seven

References

Appendix A

Appendix B

Appendix C

Appendix D