Literature Cited

[Asbeck89] P. Asbeck et al., "GaAlAs/GaAs Heterojunction Bipolar Transistors: Issues and Prospects for Application," IEEE Trans. Electron Devices, vol. 36, no. 10, pp. 2032-2041, Oct. 1989.

[Barish92] A. Barish, et al., "Improved performance of IBM enterprise System/9000 bipolar logic chips," IBM J. Research and Development, pp. 829-834, Sep. 1992.

[Cascad91] Cascade Microtech, Incorporated. Multicontact high-speed integrated circuit probes. Beaverton, Oregon, 1991.

[Chapp91] T. Chappell et al., "A 2-ns Cycle, 3.8-ns Access 512-kb CMOS ECL SRAM with a Fully Pipelined Architecture," IEEE Journal of Solid-State Circuits, vol. 26, no. 11, pp. 1577-1584, Nov. 1991.

[Chuang86] C. Chuang et al., "A 1.0-ns 5-kbit ECL RAM," IEEE Journal of Solid-State Circuits, vol. sc-21, no. 5, pp. 670-673, Oct. 1986.

[Chuang88] C. Chuang et al., "A Subnanosecond 5-kbit Bipolar ECL RAM," IEEE Journal of Solid-State Circuits, vol. 23, no. 5, pp. 1265-1267, Oct. 1988.

[Fouts92] D. Fouts, "A Gallium-Arsenide Digital Phase Shifter for Clock and Control Signal Distribution in High-Speed Digital Systems," IEEE Journal of Solid-State Circuits, vol. 27, no. 5, pp. 802-809, May 1992.

[Gao92] G. Gao, D. J. Roulston and H. Morkoc, "Design Study of AlGaAs/GaAs HBT's," IEEE Trans. Electron Devices, vol. 37, no. 5, pp. 1199-1207, May 1990.

[Gardne80] F. Gardner, "Charge-Pump Phase-Lock Loops," IEEE Journal of Solid-State Circuits, vol. com-28, no. 11, pp. 1849-1858, NOv. 1980.

[Greub90] H. Greub, J. McDonald, and T. Creedon, "F-RISC-E: A 250-MIPS Hybrid Microprocessor," IEEE Circuits and Devices, pp. 16-25, May 1990.

[Greub91] H. Greub, et al., "High-Performance Standard Cell Library and Modeling Technique for Differential Advanced Bipolar Current Tree Logic," IEEE J. Solid-State Circuits, vol. 26, no. 5, pp. 749-762, May 1991.

[GreubPat] H. Greub, "Apparatus for Skew Compensating Signals," United States Patent, no. 4833695, May 1989.

[GreubThe] H. Greub, "FRISC-A Fast Reduced Instruction Set Computer for Implementation with Advanced Bipolar and Hybrid Wafer Scale Technology," Doctoral Thesis, Rensselaer Polytechnic Institute, Dec. 1990.

[Hafizi90] M. Hafizi, C. R. Crowell and M. E. Grupen, " The DC Characteristics of GaAs/AlGaAs Heterojunction Bipolar Transistors with Applicatio to Device Modeling," IEEE Trans. Electron Devices, vol. 37, pp. 2121-2129, Oct. 1990.

[Hagley91] W. Hagley et al., " High-Speed Noise-Immune AlGaAs/GaAs HBT Logic for Static Memory Application," IEEE Trans. Electron Devices, vol. 38, no. 4, pp. 932-934, Apr. 1991.

[Hein 88] J. Hein and J. Scott, "z-Domain Model for Discrete-Time PLL's," IEEE Journal of Solid-State Circuits, vol. 35, no. 11, pp. 1393-1399, Nov. 1988.

[Jeong87] D. Jeong et al., "Design of PLL-Based Clock Generation Circuits," IEEE Journal of Solid-State Circuits, vol. sc-22, no. 2, pp. 255-261, Apr. 1987.

[Johnso88] M. Johnson and E. Hudson, "A variable Delay Line PLL for CPU-Coprocessor Synchronization," IEEE Journal of Solid-State Circuits, vol. 23, no. 5, pp. 1218-1223, Oct. 1988.

[Kawar78] K. Kawarada et al., "A Fast 7.5 ns Access 1K-Bit RAM for Cache-Memory Systems," IEEE Journal of Solid-State Circuits, vol. sc-13, no. 5, pp. 656-663, Oct. 1978.

[KUOBOOK] B. Kuo, Automatic Control Systems, Prentice-Hall, 1987

[Kurita91] K. Kurita et al., "A PLL-Based BiCMOS On-Chip Clock Generator for Very High-Speed Microprocessor," IEEE Journal of Solid-State Circuits, vol. 26, no. 4, pp. 585-589, Apr. 1991.

[Matsue91] S. Matsue et al., "A 5-ns GaAs 16-kb SRAM," IEEE Journal of Solid-State Circuits, vol. 26, no. 10, pp. 1399-1405, Oct. 1991.

[Miyang86] H. Miyanga et al., "A 0.85-ns 1-kbit ECL RAM," IEEE Journal of Solid-State Circuits, vol. sc-21, no. 4, pp. 501-504, Aug. 1986.

[Nah91] K. Nah et al., "F-RISC/G: AlGaAs/GaAs HBT standard cell library," 1991 ICCD, pp. 297-300, Oct. 1991.

[Okuy88] H. Okuyama et al., "A 7.5-ns 32K´ 8 CMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 23, no. 5, pp. 1054-1059, Oct. 1988.

[Ransijn91] H. Ransijn and P. O'Connor, "A PLL-Based 2.5-Gb/s GaAs Clock and Data Regenerator IC," IEEE Journal of Solid-State Circuits, vol. 26, no. 10, pp. 1345-1353, Oct 1991.

[Soyuer89] M. Soyuer and R. Meyer, "High-Frequency Phase-Locked Loops in Monolithic Bipolar Technology," IEEE Journal of Solid-State Circuits, vol. 24, no. 3, pp. 787-795, June 1989.

[Schuste92] S. Schuster, et al., "On-chip test circuitry for a 2-ns cycle, 512-kb CMOS ECL SRAM," IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 1073-1079, Jul. 1992.

[Takada90] M. Takada et al., "A 5-ns 1-Mb ECL BiCMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 25, no. 5, pp. 1057-1062, Oct. 1990.

[Unger86] S. Unger and C. Tan, "Clocking Schemes for High-Speed Digital Systems," IEEE Trans. Computers, vol. c-35, no. 10, pp. 880-895, Oct. 1986.

[Ware89] K. Ware, H. Lee, and C. Sodini, "A 200-MHz CMOS Phase-Locked Loop with Dual Phase Detectors," IEEE Journal of Solid-State Circuits, vol. 24, no. 6, pp. 1560-1568, Dec. 1989.