
REFERENCES

- [Aho88] Aho, Alfred V., Kernighan, Brian W., Weinberger, Peter J., *The AWK Programming Language*, Addison-Wesley Publishing Company, Reading, Massachusetts, 1988.
- [Asbe89] Asbeck, P. M., *et.al.* "GaAlAs/GaAs Heterojunction Bipolar Transistors: Issues and Prospects for Application," *IEEE Trans. on Electron Devices*, pp. 2032-2041, October, 1989.
- [Bade92] Badeau, R., *et.al.* "A 100-MHz Macropipelined VAX Microprocessor," *IEEE Journal of Solid-State Circuits*, pp. 1585-1598, November, 1992.
- [Bako90] Bakoglu, H. B. *Circuits, Interconnections, and Packaging for VLSI*, Reading, Massachusetts: Addison-Wesley, 1990.
- [Bari92] Barish A. E., *et.al.* "Improved Performance of IBM Enterprise System/9000 bipolar logic chips," *IBM Journal of Research and Development*, Vol. 36, No. 5, pp. 829-34, September, 1992.
- [Beiz83] Beizer, B. *Software Testing Techniques*, New York: Van Nostrand Reinhold Company, 1983.
- [Bent86] Bentley, J. *Programming Pearls*, Reading, Massachusetts: Addison-Wesley Publishing Company, 1986.
- [Busc90] Buschbom, M., *et.al.* "The CAD/CAE Challenge for Semiconductor Multi-chip Module Design," Proceedings of the Technical Program of the National Electronic Packaging and Production Conference, NEPCON West '91, Cahners Exposition Group, Des Plaines, IL., 1990.

- [Chat90] Chatterjee, A., and Hartley, R. "A New Simultaneous Partitioning and Chip Placement Approach based on Simulated Annealing," 27th ACM/IEEE Design Automation Conference, IEEE, New York, 1990.
- [Cohn90] Cohn, J., *et.al.* "New Algorithms for Placement and Routing of Custom Analog Cells in ACACIA," IEEE 1990 Custom Integrated Circuits Conference, IEEE Press, New York, 1990.
- [Coho91] Cohoon, J.P. and Randall, L.J. "Critical Net Routing," IEEE International Conference on Computer Design: VLSI in Computers and Processors," IEEE Computer Society Press, Los Alamitos, Calif., 1991.
- [Donl86] Donlan, B. "Design Automation for WaferScale Integration," Ph.D. Thesis, RPI, 1986.
- [Donl92] Donlin, M. "MCMs Push Design and Test Tools to the Limit," Computer Design, August, 1992.
- [Frie84] Friedman, M, Donlan, B., McDonald, J., Molnar, K., Brooksbank, D., "The R.P.I. Wafer Scale Integration Silicon Compiler," Proceedings of IEEE International Conference on Computer Design: VLSI in Computers, ICCD 1984, IEEE Press, Silver Spring, Maryland, 1984.
- [Greu91] Greub, H., *et.al.* "High-Performance Standard Cell Library and Modeling Technique for Differential Advanced Bipolar Current Tree Logic," *IEEE Journal of Solid-State Circuits*, pp. 749-762, May, 1991.
- [Hall93] Haller, T., *et.al.* "High-Frequency Performance of GE High-Density Interconnect Modules," *IEEE Transactions on Components, Hybrids, and Manufacturing Technology*, Vol. 16, No. 1, February, 1993, pp. 28-38.
- [Hamb93] Hamburg, W., Fitch, J., "Packaging a 150-W Bipolar ECL Microprocessor," *IEEE Transactions on Components, Hybrids, and Manufacturing Technology*, Vol. 16, No. 1, February, 1993, pp. 28-38.
- [Heis68] Heiss, S. "A Path Connection Algorithm for Multi-layer Boards," Proceedings of 5th Design Automation Workshop: 6.1-14, 1968.
- [High80] Hightower, D. H. "The Interconnection Problem - A Tutorial - VLSI, The Coming Revolution in Applications and Design," IEEE Computer Society, pp. 252-272, 1980.
- [Horo84] Horowitz, E., and Sahni, S. *Fundamentals of Computer Algorithms*, Computer Science Press, 1984.

- [Hu85] Hu, T. C., and Kuh, E. S. "*Theory and Concepts of Circuit Layout*," *VLSI Circuit Layout: Theory and Design*, IEEE Press, 1985.
- [Issa91] Issac, J., "Staggered, staircased, and stepped (MCM autorouting)," *Printed Circuit Design*, vol. 8, no. 2, 1991.
- [Joob86] Joobbani, R., *An Artificial Intelligence Approach to VLSI Routing*, Kluwer Academic Publishers, Boston, Massachusetts, 1986.
- [Jova91] Jovanovic, A. D., and Yeng, Y.Y. "Interactive optimal channel router for critical nets," *Proceedings of the Second Great Lakes Symposium on VLSI*, IEEE Computer Society Press, Los Alamitos, Calif., 1991.
- [Joy92] Joy, D. A., and Ciesielski, M. J. "Layer Assignment for Printed Circuit Boards and Integrated Circuits," *Proceedings of the IEEE*, pp 311-331, February, 1992.
- [Keye82] Keyes, R., "The Wire-Limited Logic Chip," *IEEE Journal of Solid-State Circuits*, Vol. SC-17, No. 6, December, 1982, pp. 1232-1233.
- [Lee61] Lee, C. Y. "An Algorithm for Path Connections and Its Application," *IRE Transactions on Electronic Computers*: 345-365, September, 1961.
- [McDo91] McDonald, J., Donlan, B., *et.al.* "A Fast Router and Placement Algorithm for Wafer Scale Integration and Wafer Scale Hybrid Packaging," *Proceedings of the 1991 International Conference on Wafer Scale Integration*, IEEE Press, Los Alamitos, California, 1991.
- [McNa82] McNaughton, R. *Elementary Computability, Formal Languages and Automata*, Prentice-Hall, Inc., 1982.
- [Mira91] Miracky, R., Bishop, T. *et al.* "Technologies for rapid prototyping of multi-chip modules," *IEEE International Conference on Computer Design: VLSI in Computers and Processors*, IEEE Computer Society Press, Los Alamitos, Calif., 1991.
- [Nah91] Nah, K., *et.al.* "F-RISC/G: AlGaAs/GaAs HBT Standard Cell Library," *ICCD 1991*, IEEE Press, Los Alamitos, California, 1991.
- [Nah93] Nah, Kyung-suc, *et.al.* "A 200-ps Register File for a 1-ns RISC Processor," *IEEE JSSC*, *pending*.
- [Ohts86] Ohtsuki, T. *Layout Design and Verification*, Elsevier Science Publishing Company, 1986.

- [Phil88] Philhower, R., and McDonald, J., "Interconnection Complexity Study for a Piggy Back GaAs Systolic Processor," *Proceedings of the International Conference on Systolic Arrays*, IEEE Press, Los Alamitos, California, 1988.
- [Phil92] Philhower, R., et.al. "Wideband Wafer-Scale Interconnections in a Wafer Scale Hybrid Package for a 1000 MIPS Highly Pipelined GaAs/AlGaAs HBT RISC," *Proceedings of the International Conference on Wafer Scale Integration*, IEEE Press, Los Alamitos, California, 1992.
- [Phil93] R. Philhower, *et.al.* "An 800-ps 32-bit Adder for a 1.0 GHz RISC Processor," *IEEE JSSC*, *pending*.
- [Pres82] Pressman, R., *Software Engineering: A Practitioner's Approach*, McGraw-Hill, Inc., New York, New York, 1982.
- [Rao89] Rao, R.T., Rymaszewski, E.J., editors, *Microelectronics Packaging Handbook*, Van Nostrand Reinhold, New York, 1989.
- [Rice82] Rice, R., *VLSI Support Technologies: Computer-Aided Design, Testing, and Packaging*, IEEE Tutorial, IEEE Press, Los Alamitos, California, 1982.
- [Rive82] Rivest, R. L. and Fiduccia, C. M. "A Greedy Channel Router," *19th Design Automation Conference*: 418-424, 1982.
- [Russ90] Russinovich, M. E. "A Fast, Rule-Based Router for Wafer Scale Integration and Multichip Packaging," *Master's Thesis*, RPI, 1990.
- [Scan93] Scannell, R., and Hagge, J., "Development of a Multichip Module DSP" *IEEE Computer*, April, 1993, *Configuring for High Performance: Multichip Modules*.
- [Schm82] Schmidt, D., "Circuit Pack Parameter Estimation Using Rent's Rule," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. CAD-1, No. 4, October, 1982, pp. 186-192.
- [Shah91] Shahooker, K., Mazumder, P., "VLSI Cell Placement Techniques," *Association of Computing Machinery, Computing Surveys*, Vol. 23, No. 2, June 1991, pp. 143-220.
- [Shih91] Shih, Pao-Hsu, Feng, Wu-Shung, "A neural network for channel routing," *Proceedings, Fourth CSI/IEEE International Symposium on VLSI Design*, IEEE Computer Society Press, Los Alamitos, Calif., 1991.

- [Swar90] Swartz, W., Sechen, C., "New Algorithms for the Placement and Routing of Macro Cells," 1990 IEEE International Conference on Computer-Aided Design," IEEE Computer Society Press, Washington, D.C., 1990.
- [Tsai91] Tsai, Chia-Chun, et al, "Hybrid Routing on Multichip Modules," Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, IEEE Press, New York, 1991.
- [Tuin88] Tuinenga, Paul W., *SPICE: A Guide to Circuit Simulation & Analysis Using PSpice*, Prentice Hall, Englewood Cliffs, N.J. 1988.
- [Ullm84] Ullman, Jeffrey D., *Computational Aspects of VLSI*, Computer Science Press, Rockville, Maryland, 1984.
- [Wada81] Wada, M. M., "A Dogleg Optimal Channel Router with Completion Enhancements," 18th Design Automation Conference: 762-768, 1981.